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With the development of advanced microprocessor technology, voltage regulator 
modules (VRM) for future microprocessors are required to achieve both good dynamic 
and steady state performances. These requirements include high efficiency, fast 
dynamic response, small size and small output voltage ripple. Stepping inductance 
based VRM (SI-VRM) proposed in [17]-[18] is a possible solution for this challenge. 
The focus of this thesis is to investigate the proper usage of SI-VRM from the points of 
both controller design and circuit design.  
 
In this thesis, several existing VRM topologies and control methods to improve 
dynamic performance of VRM are first discussed. It was noted that the existing 
solutions will be difficult to meet the requirements imposed by future microprocessors. 
As a result, it is necessary to bring out a VRM solution with potential for better 
dynamic and steady-state performances compared to the existing solutions. Since the 
basic challenge of a VRM design is the trade-off between dynamic performance and 
steady state performance of the VRM, in-depth analyses of VRM load-induced 
transient and steady-state operation are prerequisites for designing a high performance 
VRM. 
 
The SI-VRM concept is available in literature and has the potential to solve the 
above problem. In SI-VRM, a coupled inductor replaces the output inductor of the 
 VII
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conventional synchronous buck converter. During steady state, the secondary side of 
the coupled inductor is kept open and the large self inductance works as the output 
inductor. Therefore, a low switching frequency can be used, which also leads to low 
losses. During load-induced transients, the large inductor is effectively shorted and 
only a small leakage inductor is left in the circuit. By reducing the output inductor 
value, fast response can be achieved. During the transient process, the energy level in 
the inductor must be externally adjusted so as to meet the new load requirement. While 
the topology has potential for improved performance, the control method proposed 
earlier, however, suffers from several shortcomings such as large voltage ripple during 
transients, the interruption of inductor current and a long transient duration. 
 
To overcome these problems, a novel fast response control method is proposed in 
this thesis for the SI-VRM. In the proposed control scheme, the main switches of the 
SI-VRM are used only for output voltage regulation. The auxiliary switches are solely 
employed to adjust the energy stored in the large inductor during load-induced 
transient, also known as the inductor current recovery period. The switching frequency 
of the converter is increased when operating under load-induced transients to keep the 
output voltage ripple small with the small inductor. A current hysteresis control 
method has been adopted to automatically change the switching frequency under this 
condition. With the proposed control method, the SI-VRM is capable of achieving 
small output voltage ripple during transients. In fact, all of the problems encountered 
with the previous controller for the SI-VRM are solved.  
 VIII
Summary 
In order to guarantee the proper working of SI-VRM, proper design of the circuit 
is necessary. To aid in this, the requirements of the stepping inductor have been 
analyzed and the switching frequency estimation with current hysteresis mode control 
for an SI-VRM is discussed. 
 
In order to help in the design of a controller for SI-VRM, a small-signal analysis 
is performed. The developed model has been verified by experimental results. The 
analysis shows that the SI-VRM has the same small-signal model during steady state 
and inductor current recovery periods. However, the switching frequency of the 
SI-VRM will significantly increase during the inductor current recovery periods. This 
offers the opportunity to increase the gain and bandwidth of voltage loop controller to 
further improve the dynamic performance of SI-VRM. This is achieved by the use of a 
novel dual gain controller. Simulation and experimental results confirm the 
improvement brought by the dual gain controller.  
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The purpose of this work is to develop a fast response voltage regulator module 
(VRM) with potential for high efficiency for powering future microprocessors. This 
chapter discusses the research background and motivation for this work. The 
requirements of future VRM, which are based on the manufacturer’s design guidelines, 
are then investigated. 
 
1.1 Research Background 
In the past decades, integrated circuit technology has followed “Moore’s law”, 
which states that the number of transistors on a chip doubles about every two years [1]. 
Fig. 1.1 shows increasing number of transistors per die during the last several decades. 
The current Pentium IV microprocessor integrates 10 millions transistors into one chip. 
This number is expected to keep increasing in the future. This increase greatly benefits 
customers and development of technology by leading to more computing performance 
and lower cost for microprocessors.  
 
On the other hand, this increasing transistor density on integrated circuits also 
imposes challenges in power supply design for microprocessors. One problem is that 
more and more power is required in high transistor density chips. Even though the 
power consumption of individual transistor keeps reducing due to development of 
processing technology, the transistor density of microprocessor chips increases so fast 
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that the overall chip power consumption still grows drastically (Fig. 1.2). In order to 
reduce microprocessor power consumption, some leading manufacturers such as Intel 
and AMD have proposed many innovations to improve power management 
performance. All these changes and innovations, as will be explained in the next 
section, again make VRM design difficult. 
 
 
Fig. 1.1 The number of transistor in microprocessor (Data source: Intel website1) 
 
Nowadays, power management is vital especially for a small and highly 
integrated system. For the smaller and more powerful microprocessor, a high 
efficiency, low cost and fast dynamic power supply is necessary. Failing to solve 
power challenges will limit the growth of transistor density of integrated circuit and 
affect the improvement of microprocessor speed and performance.  
                                                 
1 http://www.intel.com/technology/mooreslaw/ 
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Fig.1.2 Power consumption requirement of microprocessor (Data source: Intel website2) 
 
1.2 Requirements of Voltage Regulator for Microprocessor 
According to the roadmap of Intel [2]-[4], in 2010, the microprocessor will run at 
20GHz clock frequency. To guarantee proper working of microprocessor, critical 
requirements have been imposed on the voltage regulator of the microprocessor. 
Future voltage regulator will be required to supply more than 200A current at 0.7V 
output voltage and it will also be expected to have fast dynamic response to large load 
changes. These important requirements are discussed in detail below. 
 
1.2.1 Fast Dynamic Performance for Load-Induced Transients 
In order to reduce power consumption, a dynamic power management method is 
widely used in today’s computer systems. This method allows that computer system 
reduces power consumption but also reduces the performance of microprocessor in 
computer idle periods. On the other hand, during peak use, the performance is 
                                                 
2 http://www.intel.com/pressroom/kits/quickreffam.htm 
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dramatically increased resulting in a sudden increase in the power consumption. This 
capability offers better tradeoffs between microprocessor performance and the power it 
consumes. However, this feature makes it difficult to design the power supply for 
microprocessors. In this “Active and Idle State Power Management”, the supply 
current of microprocessor may change from several amperes in idle state to as high as 
several hundreds of amperes in peak use and vice versa at a very fast rate. Regulating 
the supply voltage within allowed range during this process is a critical challenge. 
From [5], when the current Pentium IV microprocessor changes from idle mode to 
active mode, the dynamic current change is as high as 95A with a slew rate of 100A/µs. 
This requirement will be even more stringent in the future. 
 
Fig. 1.3 illustrates the model of the microprocessor power delivery scheme [6]. In 
this model, the dynamic performance of the power delivery system is dependent on 




Fig.1.3 Model of power delivery scheme 
 
 In order to improve the dynamic performance of the dc-dc converter in Fig. 1.3, 
a small output inductor L and a high switching frequency are required. Current VRM 
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module employs an output inductance of only about 100nH value to keep pace with 
high load current slew rate. At the same time, the switching frequency is increased to 
as high as 1MHz to achieve both good dynamic performance and low voltage ripple. 
Another effort made to maintain output voltage regulation during large load transient is 
to employ a large number of low ESR (Equivalent-Series-Resistor) and ESL 
(Equivalent-Series-Inductor) multilayer ceramic capacitors (MLCC) to form the bulk 
capacitor. 
 
A fast response power delivery system also requires that the effect due to the 
delivery side parasitics be suppressed. In the power delivery system for 
microprocessors, parasitics such as the delivery path resistance and inductance, 
capacitor ESR and ESL will greatly affect the dynamic performance of the power 
supply. These parasitic resistors and inductors are composed of three R-L-C resonant 
loops (F1, F2, and F3) as shown in Fig. 1.3. When a large step load change occurs, these 
parasitic resistors and inductors will induce large voltage oscillations in the delivery 
path, causing large overshoots/undershoots in the output voltage. In order to reduce the 
parasitic effects, many research works have focused on ways to improve packaging 
technology of the microprocessor [7]-[9] and on advanced capacitor technology [10]-
[11] to reduce the parasitic resistances and inductances. Another innovation to reduce 
the parasitic effect of the power delivery path is to mount the voltage regulator on the 
motherboard instead of having a separate card to mount the same. Such a structure is 
known as Voltage Regulator Down 3 (VRD). This change reduces the interconnection 
parasitics between the voltage regulator and PC motherboard.  
                                                 
3 The difference between a Voltage Regulator Module (VRM) and a Voltage Regulator Down (VRD) is based on 
how the power supply is installed. For discussions in this thesis, this distinction is not significant and the term 
‘VRM’ is used to denote both VRM and VRD. 
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1.2.2 Good Steady-State Performance 
Besides fast dynamic performance, a good steady-state performance is also 
necessary for VRM. The steady-state requirements include high output current 
capability at low output voltage, high efficiency and small voltage ripple. 
 
In order to reduce the power consumption, smaller transistors with low gate 
voltage are used, which decreases the microprocessor supply voltage. As a result, the 
current demand of the microprocessor continues to increase significantly. Fig. 1.4 
describes microprocessor historical requirements for supply current and voltage and 
future trends according to Intel and the International Technology Roadmap for 
Semiconductors (ITRS) [2]-[4]. In Fig. 1.4(b), the supply current Icc can be seen to be 
continuously growing and for today’s “cost-performance” microprocessors it has 
reached 100A. Moreover, in the coming future, this value is expected to increase to 
200-300A. Simultaneously, the supply voltage is predicted to decrease from today’s 
1V to 0.7V in 2013. Also, we can note that for “high-performance” microprocessors, 
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 (b) 
Fig.1.4 Historical and future power requirements for microprocessors.                                                     
(a) Supply voltage (b) Supply current. (Data source: Intel website4) 
 
Efficiency is one other important requirement for a voltage regulator. High 
efficiency is a common requirement for all kinds of power converters. However, in 
VRM for the microprocessor, this requirement is even more stringent. This is so 
because motherboard is already crowded and the microprocessor has a huge power 
dissipation. With the VRM losses, the thermal management of the system becomes 
very difficult. Hence, considerable research work has been done to improve the 
efficiency of VRM. Considering that the MOSFET is the element with the largest 
power dissipation in a VRM, one way to increase the efficiency of VRM is to improve 
MOSFET performance, such as by reducing its on-resistance and decreasing input 
capacitor[12]-[13], which can reduce the conduction loss and gate driver loss 
respectively. At the same time, efforts are also being made from the converter design 
point of view to reduce VRM loss. Some novel converter topologies have been 
proposed to reduce the losses during MOSFET switching [14]-[16]. Besides, low 
                                                 
4 http://www.intel.com/pressroom/kits/quickreffam.htm 
 7
Chapter 1 Introduction 
switching frequency also helps to improve efficiency through reducing the switching 
losses and gate driver losses. However, low switching frequency requires a high value 
of output inductor to meet the same output voltage ripple requirement. As mentioned 
before, a large output inductor results in poor dynamic performance. Therefore, 
achieving fast dynamic performance without a penalty in steady-state performance is a 
challenge for a VRM design.  
 
Output voltage ripple is also a very important requirement for a VRM. Based on 
the VRM design guidelines from Intel, the peak-peak ripple should not exceed 10 mV 
for the current Pentium IV microprocessor during steady-state operation mode. This 
ripple is typically suppressed by increasing the value of the output inductance, 
switching frequency or by increasing the value/quantity of ceramic capacitors in output 
filter. However, these methods more or less compromise other aspects of VRM 
performance. For example, increasing the value of output inductance may affect the 
dynamic performance of the VRM; high switching frequency results in high driver 
losses and switching losses; increasing the value and the number of ceramic capacitor 
will require more space and higher cost. Thus, once again, meeting the output voltage 
ripple requirement imposes difficult tradeoff challenges. 
 
1.2.3 Small Size and Low Cost 
A VRM must have small size because of space limitations. Today’s VRM for 
Pentium IV microprocessor has already occupied 12% of motherboard real estate [14]. 
Among all kinds of components in VRM, energy storage components such as capacitor 
and inductor take most of the space. This precludes the use of large numbers of 
 8
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capacitors to reduce output voltage ripple and improve the dynamic performance of 
VRM.  
 
Cost is another major problem faced in the VRM design. To meet critical 
technical specifications of future VRM, a more complex circuit and more expensive 
components such as high value/low ESR ceramic capacitor, low Rds-on MOSFET are 
required. This will drastically increase VRM cost which is not desirable in the 
competitive market of today. As a result, a cost-efficient design is necessary.    
 
Table 1.1 summaries the VRM design guidelines for powering the Intel Pentium 
III microprocessors (published in October 2001) and the Intel Xeon microprocessors 
(published in March 2005) respectively. These data clearly show the trends of VRM 
requirements.  
 
TABLE 1.1 VRM DESIGN GUIDELINES FOR PENTIUM MICROPROCESSORS 
 
 Pentium III Pentium Xeon 
Continuous load current (A) 22 105 
Maximum load current (A) 22.6 120 
Maximum load current step (A) 16 100 
Maximum current slew rate5 (A/us) 240 930 
Output voltage (V) 1.3-2.05 0.8375-1.6 
Output voltage ripple (mV) 90 10 
Size 3.1”×1.5” 3.8” ×2.57” 
Efficiency 
80% at maximum 
load; 
40% at 0.5A load 
80% at all load 
conditions. 
 
                                                 
5 This current slew rate is measured at the pins of the processor. Due to large number of die capacitors, the current 
slew rate at output of VRM is much less than that at the processor pins. 
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1.2 Focus of this Thesis 
As outlined earlier, with the development of advanced microprocessor 
technology, more and more stringent requirements have been imposed on VRM design. 
As will be discussed in the next chapter, to meet all these requirements including both 
good dynamic performance and good steady-state performance is a challenge. Stepping 
inductance based VRM (SI-VRM) proposed in [17]-[18] is a possible solution for this 
challenge. The focus of this thesis is to investigate the proper usage of SI-VRM from 
point of views of both controller and circuit design. 
 
1.3 Organization of this Thesis 
Following the introduction, a literature survey on current solutions for VRM 
design is given in Chapter 2. The survey focuses both on the converter topologies and 
on control methods. 
 
Chapter 3 analyzes the transient response and steady-state operation of a VRM. 
The analysis illustrates the tradeoff between transient performance and steady state 
performance.  
 
Chapter 4 investigates the operation of Stepping Inductance based VRM (SI-
VRM) in detail and analyzes the problems caused by the existing control scheme. To 
solve these problems, a novel high performance control scheme is proposed. Simulated 
and experimental results clearly show the improvement brought by the proposed new 
control scheme. The complete design requirements of the stepping inductance are also 
provided in this chapter.   
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In Chapter 5, the frequency estimation of current hysteresis mode control is 
discussed. Following this, the small signal analysis of the SI-VRM is performed. The 
proposed small-signal model of SI-VRM is also verified by experimental results. 
Based on the small signal model of the SI-VRM, a novel dual gain controller is 
proposed to improve the dynamic performance of SI-VRM even more than the simple 
controller used in Chapter 4. 
 
Chapter 6 summarizes contributions of this thesis and suggests future work that 
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CHAPTER 2 
A LITERATURE SURVEY 
 
Abundant research work has been done to improve dynamic performance without 
compromising steady-state performance. This chapter surveys the literature of the 
VRM on possible solutions to this problem from advanced circuit topologies and novel 
control schemes aspects. 
 
2.1 VRM Topologies for Future Microprocessors 
In the last decade, considerable work has been done to investigate candidate 
topologies for high output current, low output voltage VRMs. The topology selection 
for VRM is mainly driven by requirement of high power density, fast response to 
load-induced transient, high efficiency and small size. The following sections list out 
the widely used topologies for high current/low voltage VRMs. The topologies are 
discussed and their limitations for VRM applications are brought out. 
 
2.1.1. Synchronous Buck Converter 
A step-down buck converter is an obvious candidate for producing low output dc 
voltage in a VRM unit. This topology might be the simplest way to deliver power to 
microprocessors. However, several drawbacks limit its application. Firstly, the 
conduction losses will rise drastically in heavy load, due to its varying as the square of 
the inductor current. In order to solve this problem, several MOSFETs are paralleled to 
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share the current and to reduce the conduction losses (Fig. 2.1). By this means, this 
topology can achieve reasonable high efficiency by reducing conduction losses. 
However, in order to meet dynamic performance requirements, a small output inductor 
and a high switching frequency are desired. As will be analyzed in Chapter 3, this will 
sacrifice steady-state performance. Thus, this topology is rarely used for today’s high 
current and low voltage VRM application. 
 
 
Fig. 2.1 Single phase buck converter with parallel switches. 
 
2.1.2. Multiphase Buck Converter 
The multiphase buck converter [19]-[22] was proposed to achieve both good 
dynamic performance and good steady-state performance. In this topology, instead of 
using parallel MOSFETs, a set of converters are connected in parallel to feed the load. 
Fig. 2.2 shows a typical two-phase buck converter. In this two-phase synchronous 
buck converter, M1 in each phase is called the Control MOSFET and M2 is called the 
Synchronous MOSFET. This parallel arrangement offers several advantages compared 
to the conventional synchronous buck converter.  
 
Firstly, because of current distribution, the conduction losses can be reduced. The 
more the phases employed, the less can be conduction losses. However, the number of 
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phases can not be increased indiscriminately. With an increase in the number of phases, 
other losses, such as gate drive losses and switching losses as well as cost also increase. 
So there is an optimum phase number with which the converter can achieve the best 
cost-efficiency performance. For this reason, most of today’s VRMs are based on 
four-phase buck converters. 
 
 
Fig. 2.2 Two-phase synchronous buck converter. 
 
Besides higher efficiency, the multiphase buck converter also requires less output 
capacitance to maintain the same output voltage ripple. This advantage is brought by 
introducing phase shift between the phases. The control signals of phase 1 and phase 2 
are not the same. Instead, there is 180° phase shift (for n-phase converter, the phase 
shift is 360°/n). Therefore, the inductor currents iL1 and iL2 also have a phase shift, 
which helps to cancel some of the inductor current ripple (shown in Fig. 2.3). We can 
find that because of this current ripple cancellation, the total inductor current has much 
less ripple than that of single phase buck converter. As a result, less output capacitors 
are needed to maintain the same output voltage ripple. 
  
Another advantage offered by the multiphase structure is better dynamic 
performance. With an effective controller, the multiphase buck converter can achieve a 
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higher inductor current slew rate and track the load current faster than conventional 
synchronous buck converter during load transients because of its parallel arrangement. 
When a step-up load change occurs, all Control MOSFETs can be turned on, which 
increases the slew rate of the total inductor current to n times of that in a single phase 
buck converter. In step-down load change, a similar operation takes place. All 




Fig. 2.3 Current ripple cancellation in the two-phase buck converter.                      
(Simulation parameters: Vin=5V, Vo=1V, Iload=55A, f=250 kHz, L1=L2=2µH, C=800µF, rC=1mΩ, 
LC=0) 
 
However, there are several shortcomings in the multiphase converter. One 
problem of the multiphase buck converter is current sharing. The circuit parameters 
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such as inductor value, track resistor and switch resistor could be different in each 
phase, which can cause the current not to be shared equally. Although current sharing 
is a common issue in applications with parallel modules, due to critical size, efficiency 
and cost requirements, the current sensing and sharing problem in multiphase VRM is 
still challenging. References [23]-[24] have investigated how the differences between 
phase parameters affect current sharing and propose a novel current sharing control 
method. In this method, an RC circuit is paralleled with the Synchronous MOSFET. 
Through monitoring and controlling the voltage dropped on the capacitor, the desired 
equal current sharing can be achieved. However, this current sharing is sensitive to 
winding resistance of the output inductor. Small differences in winding resistance are 
likely to result in unequal inductor current sharing. 
 
The multiphase structure also imposes a challenge on the controller design. An 
effective controller should ensure the phase shift in the gate waveforms during steady 
state to achieve the inductor current ripple cancellation. However, during load-induced 
transients, the controller should let all the phases work synchronously to achieve fast 
current change. Considerable research effort has gone into proposing high performance 
controllers for multiphase buck converter; a literature survey of the same will be given 
in the next section.  
 
Because of limits on increasing the phase number arbitrarily, the multiphase 
structure can only achieve limited dynamic performance improvement through the 
paralleled structure. As indicated earlier, paralleling many phases is impractical, as it 
will violate cost and efficiency requirements.  
 
2.1.3. Multiphase Buck Converter with Coupled Inductor 
 16
Chapter 2 A Literature Survey 
A multiphase buck converter with coupled inductor is proposed in [25]-[29] to 
further improve the efficiency and dynamic performance of a VRM. In this topology, 
the coupled inductors replace the separate output inductors in every phase as shown in 
Fig 2.4. The integrated magnetic components are used to reduce the size of the 
converter. In the following, an analysis of this VRM is presented with a view to 
bringing out its limitations. The analysis is built upon that presented in [26]. 
 
The equivalent circuit of two phase buck converter with coupled inductor is 
shown in Fig. 2.5. Here, M is the magnetizing inductor, and V1 & V2 are the voltages 
applied across the two corresponding windings. Fig. 2.6 shows the steady-state 
waveforms with duty cycle D<0.5. Here, Leq donates the equivalent inductor value 
during a particular period. From [26], the equivalent inductors during different 
























⎧ −= ⋅⎪⎪ + ⋅′⎪⎪ = + ⋅⎨⎪ −⎪ = ⋅′⎪ + ⋅⎪⎩
                                             (2.1) 
Here, α=M/L and D'=(1-D). With (2.1), we can get the slopes of the total current (iL) 





V V Vdi di di
dt dt L L
−+= = −                                     (2.2) 
Substituting (2.1) and D=Vin/Vo into (2.2), (2.2) can be rewritten as: 
2in oL V Vdi
dt L M
− ⋅= +                                                 (2.3) 
Similarly, the total inductor current slope during t1 to t2 is: 
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2 oL Vdi
dt L M
⋅= − +                                                  (2.4) 
The process is repeated between t2 to t4. Since the two inductors are inversely coupled, 
M will be negative. It can be observed that the current slopes in (2.3) and (2.4) are 
similar to that obtained in a two-phase buck converter. In fact, the two-phase buck 
converter with the coupled inductor has the same total inductor current waveform as 
that of a two-phase buck converter which has L+M as the phase inductance. 
 
 
Fig. 2.4 Multiphase buck converter with coupled inductors 
 
Fig. 2.7 shows the simulated waveforms of a two phase buck converter with 
coupled inductor. Other than the output inductors, the values of the simulation 
parameters were kept the same as those used in Fig. 2.3. In this case, a coupled 
inductor in which M and L are selected as -10 µH and 12 µH respectively replaces the 
two separate inductors. This keeps the L+M=2 µH, the same with the phase output 
inductance used in Fig. 2.3. Simulated waveforms show that the phase inductor 
currents (i1 and i2) do have smaller ripple than those in Fig. 2.3 due to the larger phase 
inductor. However, because no phase shift is introduced in the phase currents, the total 
inductor current ripple is much higher than phase current ripple. Moreover, the scheme 
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Fig. 2.5 Equivalent circuit for multiphase buck converter with coupled inductors 
 
 
Fig. 2.6 Steady state voltage and current waveforms of the multiphase buck converter with coupled 
inductor. 
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The transient response of a multiphase buck converter with coupled inductor is 






∆ = ⋅∆ ⋅T ,                                               (2.5) 
where, ∆i is phase current increase caused by the duty ratio increase ∆D. Considering 
that Leq2=L+M, the two-phase buck converter with L+M as the output inductor can 
also achieve the same transient response. Thus, even from the load-induced transient 
response point of view, these two converters are equivalent.  
 
 
Fig. 2.7 Simulated current waveforms in multiphase buck converter with coupled inductor. 
 
Compared to the phase inductor currents shown in Fig. 2.3, the phase inductor 
current in Fig. 2.7 has a much smaller ripple. This will help to reduce conduction 
losses in the MOSFETs slightly. However, the major part of the MOSFET loss would 
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depend on average current which is unchanged. Thus, from the efficiency point of 
view, the use of the coupled inductor does not have an obvious advantage compared to 
a conventional multiphase buck converter. Also, the coupled inductor design is more 
complex than the simple individual inductors used in Fig. 2.2. All these limit the 
applicability of the multiphase buck converter with coupled inductor in VRM 
applications.  
 
In publications [27]-[28], the coupled inductor method is extended to multiphase 
converters which have more than two phases. And a novel ladder-core structure and 
the corresponding magnetic model have also been proposed. However, the inductor 
core structure is very complex and will be difficult to implement.  
 
2.1.4. Tapped-Inductor Buck Converter 
Tapped-Inductor buck converter (TI buck converter) has been proposed in 
[14]-[15] to reduce the power losses and cost as well as improve the dynamic 
performance of the VRM by means of increasing the duty cycle of operation. Fig. 2.8 
shows the basic circuit of TI buck converter. In this circuit, split inductors replace the 






+ ⋅= +                                                  (2.6) 
instead of Vin. However, when M1 is turned off and M2 is turned on, the voltage of 
point A is the same as in a normal buck converter with L as the output inductor. This 
has the effect that input voltage is effectively reduced from Vin to VA. Correspondingly, 





⋅ += + ⋅
n                                                  (2.7) 
 21
Chapter 2 A Literature Survey 
This extension of duty cycle helps to reduce the peak current of control switch, thus, 
resulting in less switching loss. Also, the difficulty for control IC and driver IC to 
generate narrow pulse signal can be mitigated. 
 
 
Fig. 2.8 TI buck converter and current waveforms. Dash line: normal buck converter; Solid line: TI buck 
converter. 
 
However, the leakage inductor in TI buck converter will induce a very high 
voltage across the Control MOSFET when it is turned off, which could cause failure of 
the MOSFET. The huge voltage spike is caused by the resonance between the leakage 
inductor and the output capacitor of MOSFET when the switch turns off. To solve this 
problem, an improved multiphase coupled-buck converter with active clamping circuit 
is proposed in [16]. The lossless clamping circuit can drastically reduce the voltage 
spike occurring during the turn off of M1.  
 
However, this family of buck converters still has some disadvantages. One of the 
problems is discontinuous phase inductor current. Fig. 2.9 shows the equivalent circuit 
and the phase inductor current waveform of the TI type buck converter. Here, LM is the 
magnetizing inductor and the leakage inductors are ignored. During the Control 
MOSFET ON period (t0-t1), the inductor current keeps increasing. At t1, the inductor 
current increases to I. However, once the switches M1 and M2 change their states, the 
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inductor current drastically increases its magnitude to (n+1)·I as shown in Fig. 2.9. 
The maximum current is higher than that in a normal buck converter which has to be 
accommodated in the output inductor design. Even more importantly, the sudden 
change in the inductor current will cause higher output voltage ripple and create 
difficulties in designing the output capacitor filter.  
 
 
Fig. 2.9 Equivalent circuit and inductor current waveform of TI type buck converter. 
 
2.1.5. Some Other Topologies with Active Clamp 
References [30]-[34] discuss several improved buck/multiphase buck converter 
topologies to improve VRM dynamic performance without sacrificing its steady state 
performance. All these topologies employ active clamp circuits to help to absorb or 
pump in inductor current during load-induced transients to achieve good dynamic 
performance, while in steady state, these clamp circuits stop working and only the 
main converters work to deliver power. In this way, the design requirements for main 
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In [30], a multiphase buck converter with a parallel low inductance path 
controlled by an auxiliary switch is proposed. During large step-up load transient, the 
auxiliary switch is turned on to supply current to load through the low inductance path. 
This can increase the inductor current slew rate during step-up load transients. 
However, this method can only help to improve the dynamic performance during 
step-up load transient and not during step-down load transient. 
 
In [31], a similar strategy has been proposed which can improve the dynamic 
performance during step-down load transients. Considering that in low dc gain ratio 
VRM, the inductor current can change faster under step-up load transient than under 
step-down load transient, an additional low inductance path which can be switched to 
ground during large step-down load transient is paralleled with a multiphase buck 
converter. With this additional small inductor, the slew rate of inductor current during 
step-down load can be greatly increased, thus reducing the output voltage overshoot.  
 
In [32]-[34], a multiphase buck converter equipped with current amplification 
and absorption is given. During step-up load transient, a small inductor is switched to 
be in parallel with the multiphase buck converter to supply current with a very high 
slew rate. When a large step-down load occurs, a capacitor is switched to bridge the 
input voltage source and the output voltage point to absorb excess current, thereby 
reducing the output voltage overshoot. This topology improves the VRM dynamic 
performance both during step-down load transient and during step-up load transient. 
 
However, the above active clamping topologies suffer from several problems. All 
of the auxiliary clamp circuits mentioned above are activated by output voltage. That 
means that when the output voltage violates the set window, the clamp circuit starts to 
pump in or absorb the current; once the output voltage recovers to be within the set 
 24
Chapter 2 A Literature Survey 
window, the clamp circuit is switched off and the converter works under steady state. 
However, during large load change transients, even though the output voltage recovers, 
the clamp circuit still carries some current. If the clamp circuit is switched off at this 
moment, the unbalance current between load current and inductor current could again 
induce output voltage overshoot or undershoot. This compromises the advantage 
brought by clamp circuit. Such repeated switching on and off of the auxiliary circuit is 
not desirable.  
 
Another problem is the critical requirements imposed on the auxiliary circuit. 
This is because during transients, the auxiliary circuit has to carry the difference in the 
current between the inductor current and the load current, which will be quite high for 
large load transients. Thus, the MOSFETs and the inductors in the auxiliary circuit 
have to be designed to carry high current even though the auxiliary circuit works only 
during transients. This will impair the cost-efficiency performance of the VRM. 
 
A Stepping Inductance based VRM (SI-VRM) has been proposed in references 
[17]-[18] to improve the load-induced dynamic performance. In this topology, an 
auxiliary circuit which helps to adjust the energy stored in the output inductor during 
transients is employed. The high current flowing through the auxiliary circuit is 
avoided by the use of the coupled inductor. However, the control method employed 
has several problems associated which will be explained in detail in Chapter 4. 
 
2.2 Control Methods for VRM 
Besides VRM topology selection, the control method is one of the vital factors to 
affect VRM performance. Although the control methods for dc-dc buck type converter 
have been thoroughly investigated in the past, due to the critical dynamic requirements 
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imposed on advanced VRMs, many researchers are currently investigating new control 
methods and comparing existing controllers for VRM application. In this section, a 
literature review about control methods for VRM is given. Considering that the most 
widely used VRM topology is the multiphase buck converter, this section focuses on 
control methods which can be used with the multiphase buck converter. 
 
2.2.1 V2 control 
V2 control method has been proposed in [35]. Compared to conventional PWM 
control methods, the main difference is found in how the control signal is generated. 
V2 control uses the output voltage ripple instead of a ramp signal to generate the PWM 
control signal (Fig. 2.10(b)). As with current mode control, the slope of the output 
voltage ripple will change with the input voltage. Also, output voltage ripple variation 
caused by sudden load change can help to change the duty cycle immediately. 
Therefore, this control scheme compensates for disturbances in input voltage and load 




Fig. 2. 10 Schematic diagram of V2 mode control. (a) normal voltage mode control (b) V2 mode control. 
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Fig. 2.11 Fast control scheme for multiphase buck converter based on V2 control and current mode 
control. 
 
Based on peak current mode control and normal V2 control, a fast control scheme 
is provided in [36]-[37] for multiphase buck converter (shown in Fig. 2.11). In this 
control method, the output voltage ripple is summed with the inductor current ripple to 
generate the ramp, which can directly reflect both the input voltage change and the 
output voltage change caused by load variation. This feature can greatly reduce the 
response time for input voltage or load change and improve the dynamic performance 
of VRM. Furthermore, the equivalent current sharing in multiphase buck converter can 
be achieved by the introduction of the current in the feedback.   
 
However, the use of output voltage ripple in place of the ramp voltage also 
causes some problems. In V2 control, it is assumed that the voltage ripple of the output 
capacitor depends mostly on the ESR, while the part of ripple caused by the ESL and 
output capacitance is negligible. However, this is not always true. Since the output 
ripple is affected on output capacitor parasitic parameters, the stability of converter 
depends greatly on output capacitor parasitic parameters. The situation can be expected 
 27
Chapter 2 A Literature Survey 
to be more problematic when a large number of low ESR and low ESL ceramic 
capacitors are paralleled as output filter. In this case, the equivalent output capacitor 
has a very low ESR and the output voltage ripple has a parabolic waveform instead of 
a linear ramp. Providing a stable operation in this situation is likely to pose problems.  
 
2.2.2 Hysteresis Control 
Hysteresis control was very popular in the 1960s and early 1970s. Later, due to 
its variable frequency operation and associated difficulties in filter design, more 
complicated fixed frequency control approaches took over in most applications. 
However, because of its natural advantages such as fast response, in recent years, 
hysteresis control is continued for application in VRM design. There are two types of 
hysteresis control: voltage mode hysteresis control and current mode hysteresis 
control.  
 
In voltage mode hysteresis control, the output voltage is monitored and the 
switches are turned on and off to regulate the output voltage within a set window. 
Theoretically, this is a very simple and effective controller for VRM. In [38]-[40], the 
voltage mode hysteresis control is employed to control a multiphase buck converter. In 
this application, during steady state, the derived control signal from output voltage 
ripple is divided by phase number in (shown in Fig. 2.12(a)). However, during 
load-induced transients, all phases should work synchronously to increase the slew rate 
of inductor current, thus further improving the dynamic performance of multiphase 
buck converter. Fig. 2.12(b) displays the control signals for multiphase buck converter 
in step-up load transient. From t0 to t1, due to the load change, the output voltage is 
lower than threshold voltage VL, which keeps the control signal at high level. However, 
this high level control signal is not divided, instead, both phases have high level 
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control signal during this period. This feature fully exploits the potential brought by 
multiphase structure.  
 
 
Fig. 2.12 Control signals of multiphase buck converter with voltage mode hysteresis control.         
(a) in steady state (b) in step-up load transient 
 
However, the voltage mode hysteresis control has problems similar to that of the 
V2 control. The parasitic parameters of output capacitor such as ESR and ESL will 
affect the output voltage waveform which makes it difficult to regulate the output 
voltage within the hysteresis band. Besides, the noise in the output voltage waveform 
will make the implementation of the voltage mode hysteresis control difficult.   
 
Another kind of hysteresis control method is current mode hysteresis control [41]. 
This control method combines the advantages of current mode control with fast 
response hysteresis control. With this controller, the error between output voltage and 
reference generates a reference signal for the inductor current. Then, the inductor 
current is sensed and regulated to follow that reference signal. Compared to the output 
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voltage, the inductor current waveform is continuous and less noisy, which makes the 
regulation easier. Also with Vin and Vo nearly fixed, the hysteresis current mode control 
will still result in near constant frequency operation. However, an accurate, lossless 
and fast current sensor is needed in this control method. This is very difficult, 
especially for high current/ low output voltage applications. 
 
2.2.3 Adaptive Voltage Position Control 
Adaptive voltage position control (AVP) was reported in [42]. In this control 
method, the control aim is not to regulate the output voltage to a fixed value. Instead, 
depending on load condition, the output voltage is allowed to change within a small 
range. The output voltage will be at its minimum value under maximum load condition 
and at its maximum value under light load condition. Therefore, the complete voltage 
tolerance range can be used for the voltage overshoot or undershoot during load 
induced transient. By this means, with the same output capacitors, the AVP control can 
help to achieve tighter output voltage regulation. Fig. 2.13 describes the relation 
between the output voltage and load current. It can be noted that the output voltage 
variation in case (a) is much smaller than that in case (b).  
 
 
Fig. 2.13 Output voltage and load current waveforms. (a) with AVP control (b) without AVP control 
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The AVP design also offers another advantage for powering microprocessor. 
During the full load, the output voltage is reduced, which means the output power 
reduced, thus, greatly facilitating the thermal design.  
 
Reference [43] proposes the concept of Extended Adaptive Voltage Position 
(EAVP) to optimize design of power delivery network. On the other hand, in [44], a 
novel control design based on constant resistive output impedance has been given to 
achieve perfect AVP. Reference [44] shows the limitation of voltage mode control in 
achieving good AVP control performance. In voltage mode control, if dc resistance of 
output inductor is smaller than ESR of the output capacitor, to achieve perfect AVP, 
the controller dc gain should be negative which is impossible for a real design. This 
reference also shows that, in current mode control, the ESR zero of the output 
capacitor determined the AVP performance.  
 
2.2.4 Digital Control Methods 
The digital control idea has also been introduced into the VRM application area 
for its benefits in terms of design flexibility, better communication, easy of integration 
with other digital systems and noise immunity.  
 
In [45], the relation between shift phase current mismatch and power converter 
efficiency was investigated. And it was found that the current mismatch caused by 
parasitic resistance in the current path (such as track resistor and winding resistor of 
inductor) would not degrade the converter efficiency. Only phase current mismatch 
due to duty cycle mismatch might result in low efficiency. Since digital controllers 
have the advantage of almost perfect matching of the duty cycles of the PWM signals 
among the different phases, the use of a digital controller has potential to eliminate the 
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need for individual sensing and control of the phase current. Reference [45] proposed a 
digital control scheme which is able to optimize power efficiency without current 
sharing loop.  
 
However, the increasingly stringent dynamic and steady state requirements of a 
VRM unit require analog-to-digital converter (ADC) and digital PWM (DPWM) 
modules with very high resolution to be used, which would result in high power 
dissipation, high cost and large size in these modules. This problem is more severe in 
DPWM design, because normally DPWM demands higher resolution than ADC to 
eliminate limit cycle operation. In order to solve this problem, a digital dither method 
which can be used in both single phase and multiphase buck converters, has been 
reported in reference [46] to increase the effective resolution of a DPWM. This dither 
method allows digital control system with the comparatively low resolution DPWM to 
avoid limit cycle and achieve good performance.  
 
2.3 Chapter Conclusions 
This chapter has given a literature survey on topologies and control methods for 
VRM. Based on the literature survey, it may be concluded that existing solutions still 
can not meet both the stringent dynamic a performance and steady-state performance 
requirements imposed by future microprocessors. There is a need to propose solutions 
to achieve fast dynamic performance without compromising steady-state performance. 
Thus, the rest of this thesis focuses on investigation of the challenge on VRM design 
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CHAPTER 3  
VRM DESIGN CHALLENGE 
 
In this chapter, the design challenges in a VRM are brought out clearly through an 
analysis of a dc-dc step down buck converter. The analysis brings out the difficulties in 
achieving simultaneously good dynamic performance and steady-state performance in a 
design and provides us an appreciation of the basic tradeoffs involved in the VRM 
design.  
 
3.1 VRM Transient Analysis 
As mentioned before, the load current of a VRM can change steeply from a high 
value to a low value or vice versa. This imposes a severe challenge to the designer with 
regard to maintaining VRM output voltage regulation during such transients. Due to its 
importance, several researchers [42], [47]-[49] have analyzed the transient response of a 
VRM unit for a step-change in load. 
 
Fig. 3.1 shows a single phase synchronous buck converter which is an obvious 
candidate for a low dc voltage VRM due to its several advantages. Firstly, it is one of the 
simplest step-down dc-dc converters. Secondly, compared to conventional buck 
converter, the employment of the synchronous switch significantly reduces the 
conduction loss, especially in high current applications. Besides, as one of non-isolation 
topologies, the synchronous buck converter has smaller size than converters with 
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isolation transformers. Thus, in the early days, the synchronous buck converter was 
widely used as VRM. 
 
In Fig. 3.1, a current source is used to represent the microprocessor load. The 
current source value can be changed in a step fashion in order to simulate the sudden 
changes in load current drawn by the microprocessor. The output capacitor is modeled 
realistically with the equivalent series resistance (ESR), rC, and the equivalent series 
inductance (ESL), LC, taken into account in order to ensure that the load induced 
transient modeling is more accurate. The converter parameters are selected based on a 
typical VRM for a Pentium III microprocessor [50]. Considering that for a low dc gain 
VRM, the output filter inductor current can be increased faster than it can be decreased, 
the transient problem during load reduction is more severe than that during sudden load 
increase. Hence, transient due to a step decrease in load is analyzed here to demonstrate 
the effect of step load change on the transient performance.  
 
 
Fig. 3.1 Single phase synchronous buck converter. 
 
 In order to investigate the effects of converter component parameters on the 
dynamic performance, a fast controller should be used so that converters dynamic 
response is determined by the converters component parameters only and not limited by 
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the controller. Towards this end, a hysteresis voltage mode control has been employed 
in the investigations. It is chosen because it has the fastest response for load-induced 
transients [61]. However, the hysteresis voltage control method is not practical due to 
the noise normally present in the output voltage.  
 
Fig. 3.2 shows the simulation waveforms obtained when the load current is 
changed from iLoad_1  (= 52 A) to iLoad_2  (= 2 A) at a rate of 100 A/us. The step-down load 
change occurs at t0. Thus, 
1100 /   for   Load o
di A s t t t
dt
µ= − ≤ ≤ .                                                      (3.1) 
Also, let the change in load current be defined as follows: 
_1Load Load Loadi i i∆ = − _ 2 .                                                                                       (3.2) 
Due to the high value of output inductor (250 nH), the inductor current can only 
achieve the maximum slew rate given by  
  4 /oL Vdi A s
dt L
µ−= = −                                                                                                         (3.3) 
Notice that the duty cycle of the converter is unity during this interval. Also, it has 
been assumed here that the output voltage is a constant which is reasonable since the 
overshoot in the voltage will be quite small.  
 
It may be noted that the inductor current changes (3.3) much slower than the load 
current (3.1). As a result, the excess current has to be absorbed by the output capacitor, 
which causes the output voltage to increase. The voltage overshoot comprises of various 
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Fig. 3.2 Simulation waveforms obtained with single phase buck converter.  
 
First let us consider the short initial duration (to to t1) during which the load change 
takes place in a near step fashion. The capacitor voltage increase, which is determined 
by the amount of excess charge that flows into the capacitor, will be quite small during 
this period. The output voltage overshoot during this period will be primarily 
determined by the parasitic elements of the capacitor. 
( ) (c Lo c c c c L Load c
di didir i L r i i L
dt dt dt
)Loadν = ⋅ + = − + − .                                             (3.4) 
where oν~  is the change in output voltage. 




o c ct t
di didiv L L
dt dt dt
ν = = = − ≈ − ,                              (3.5) 
since, as pointed out earlier, the load current changes much faster than the inductor 
current when the step change in load is applied. 
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During the interval (t0 < t ≤ t1),   
1( ) ( )Loado c L Load c c L Load
dir i i L r i i v
dt
ν = ⋅ − − = ⋅ − + .                                          (3.6) 
As iLoad decreases, vo increases linearly. At t1, the load current has completed its 
change to the new low value, iLoad_2. Thus, 
1
2 1o c Lt t
v v r i v1oadν = = + = ⋅∆ + .                                   (3.7) 
From t1 onwards, the load current does not change anymore and thus v1 (see eq. 
(3.5)) equals zero. Hence, at t1, the output voltage will abruptly decrease by a value of v1 
as shown in Fig. 3.2. From t1 onwards, the output voltage change is given by 
0
_ 2 _ 2
1( ) ( )
t
o c L Load L Load
t
r i i i i dt
C
ν = ⋅ − + −∫ ,                                   (3.8) 
Here, _1 0(L Loadi i k t t )= − ⋅ − , with L/Vk o= . 
By evaluating (3.8), it can be shown that 
21( )
2o c Load Load
k tr i k t i t
C
ν ′⎛ ⎞⋅′ ′= ⋅ ∆ − ⋅ + ∆ ⋅ −⎜⎝ ⎠
 ⎟ ,                      (3.9) 
where 0( )t t t′ = − . 
From (3.9), it can be shown that the maximum value of o





∆′ = −C r⋅ .                                                                                                (3.10) 
Substituting this value in (3.9), the maximum value of o







i L C V r
C V L c
ν ∆ ⋅ ⋅= + ⋅⋅ ⋅ ⋅ .                                              (3.11) 
The maximum change in voltage is normally given by (3.11) unless the output 
capacitor has a large ESR and ESL, in which case eq. (3.7) will determine the maximum 
output voltage change. 
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The above analysis shows that the voltage deviation during load transients not 
only depends on the output capacitor parameters such as capacitor value, ESL and ESR, 
but also depends on the output inductor value. It can be seen that such voltage deviations 
are caused by mismatch of inductor current and load current. Hence, if a very small 
output inductor is employed so that the slew rate of the inductor current is matched with 
that of the load current, the problem of voltage deviation caused by a mismatch between 
the inductor current and the load current will be solved. However, this method would 
result in high current ripple as well as voltage ripple during steady state. For today’s 
VRMs, to achieve the same current slew rate with the load current, the output inductor 
value has to be less than 10 nH, which is too small to meet the steady state ripple and 
efficiency requirements.  
 
It can be noted that from (3.7) the first output voltage spike at t1 is dependent on 
the parasitic parameters of the output capacitors (ESL and ESR). However the voltage 
overshoot occurring during t1 to t2 is mainly dependent on the capacitor value and also 
on the mismatch in currents (see eq.(3.11)). The first term in (3.11) will generally tend to 
be higher than the second term. Thus, an alternative to reduce the inductance value to 
achieve low overshoot is to increase the capacitance value. However, this improvement 
is restricted by cost and size requirements of VRM. Increasing the output capacitor to an 
extremely large value is not a practical solution. 
 
3.2 VRM Steady-State Operation Analysis 
Future VRMs have to meet stringent output voltage ripple and efficiency 
requirements during steady state. Thus, investigation into output voltage ripple and 
power losses is very important for VRM design. The first part of this section presents an 
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analytical estimation of the output voltage ripple and also discusses the factors that 
affect the same. Since, typically, more than 70% of the power losses in a VRM are due to 
the power MOSFETs [51], the second part of this section focuses on the analysis of 
power losses in MOSFETs. 
 
3.2.1 Output Voltage Ripple 
Peak-peak output voltage ripple is one of the important specifications for a VRM 
design. In order to carry out a voltage ripple analysis in a VRM, the output capacitor can 
not be treated as an ideal capacitor. Instead, the output capacitor is modeled as a 
capacitor in series with the ESR. It may be noted that the ESL is not included in this 
case, unlike the modeling for step-load change carried out in Section. 3.1. This is 
because the induced voltage in the ESL will be small as large di/dt’s in the capacitor 
current do not occur under the steady-state. 
 
Fig. 3.3 shows the waveforms of capacitor current and voltage-drops in the 
capacitor and the ESR. Assuming that the load draws a pure dc current without any 
ripple, the capacitor current is equal to the ac part of the inductor current in steady state. 
 
 
Fig. 3.3 Steady-state waveforms of capacitor current and output voltage ripples.  
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The voltage ripple can be divided into two parts:  
 
i) The proportional part due to the current flow through the ESR of the capacitor:  
R Cv r i= ⋅ C .                                                                                                                             (3.12) 
This part is only determined by the ESR and the capacitor current and reaches its 
maximum value at t2 and minimum value at t0. 
 
ii) The integral part due to the charging and discharging of the capacitor: This 
voltage drop is determined by the capacitance and the capacitor current iC. 
1
C Cv iC
= ∫ dt .                                                                                                                    (3.13) 
In Fig. 3.3, the maximum value of vC occurs at time t3 and the minimum value 
occurs at time t1. 
 










m D T m t t D T
i
m D T m t D T D T t T
⋅ ⋅⎧ − + ⋅ ≤ ≤⎪⎪= ⎨ ⋅ ⋅⎪ + ⋅ − ⋅ ⋅ ≤ ≤⎪⎩
⋅
                                            (3.14) 
Here m1 and m2 are the slopes of the inductor current during the on interval period and 
the off interval of the Control MOSFET (M1 in Fig. 3.1), respectively. From (3.12), 
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                                                                                                                                  (3.15) 
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                                                                                                                          (3.16) 
 
In order to calculate the peak-peak output voltage ripple, the time instants 
corresponding to the peak and the valley of the output voltage ripple waveform have to 
be found. From Fig. 3.3, it can also be seen that during interval t1 to t2, both vC and vR 
keep increasing, which leads to the total output voltage ripple increasing. However, after 
t2, vR starts to decrease, while vC is still increasing. If vR decreases faster than vC increase, 
then, the output voltage reaches its maximum value at t2. Otherwise, the maximum value 
of the output voltage ripple occurs at some point between t2 and t3 (excluding t2). 
Similarly, the minimum value point of the output voltage ripple may occur at t0 or at 
some instant between t0 and t1 (excluding t0) depending on the slope of vR increase 
vis-à-vis vC decrease.  
 





D Tt + ⋅= − r C⋅                                                                                                 (3.17) 
where T ≥ tmax ≥ D·T. 
The minimum value of vripple occurs at: 
min 2 C
D Tt ⋅= − ⋅r C                                                                                                               (3.18) 
where D·T ≥ tmax  ≥ 0. 
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However, in (3.17), if rC ≥ (1-D)·T/(2·C), which implies that the output voltage 
ripple is mainly caused by the ESR, it can be found that: 
maxt D≤ ⋅T .                                                                                                                             (3.19) 
which contradicts the limitation of  tmax given in (3.17). Thus, at t2, the output voltage 
ripple reaches its maximum value. Otherwise, the maximum output voltage ripple 
occurs at tmax given by (3.17). 
 
A similar situation happens with regard to the minimum output voltage instant. If 
rC  ≥ D·T/(2·C), then the maximum value occurs at t0. Otherwise, if rC < D·T/(2·C), the 
minimum voltage occurs at tmin given by (3.18). 
 
Considering that D <0.5 is valid for most VRMs, 
(1 )
2 2
D T D T
C C
− ⋅ ⋅>⋅ ⋅ .                                                                                                              (3.20) 
Therefore, the output voltage ripple can be discussed based on the relationships 
between (1-D)·T/(2·C), D·T/(2·C) and rC
 




− ⋅≥ ⋅  
In this case, the maximum voltage occurs at t2 and the minimum voltage occurs at 
t0. Substituting t2=D·T and t0=0 into (3.16), we can get the peak-peak output voltage 
ripple as: 
1ripple CV m D T= ⋅ ⋅ ⋅ r .                                                                                             (3.21) 
In (3.21), it can be seen that the ESR effect is dominant in the output voltage 
ripple. The peak-peak output voltage ripple is not affected by the integral part of output 
voltage ripple (3.15). This is because during the interval t0 to t2, the overall charge of 
output capacitor is zero.  
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Case 2: (1 )
2 2C
D T D Tr
C C
⋅ −< <⋅ ⋅
⋅  
In this case, the output voltage hits the minimum limit at t0, while at tmax, it reaches 
the maximum value. Substituting (3.17) and t0=0 into (3.16), the peak-peak output 
voltage ripple can be derived as: 
2




m D r C D TV
C D






⋅≤ ⋅  
In this case, as discussed before, the maximum ripple voltage occurs at tmax and the 
minimum voltage ripple at tmin. 
 
Thus, the peak-peak output voltage ripple can be calculated as: 





m D T D T r Cv
C D
⋅ ⋅ − ⋅ + ⋅ ⋅= ⋅ ⋅ −
)
.                                                                                 (3.23) 
 
Eqs.(3.21), (3.22) and (3.23) give the output voltage ripple estimation under 
different cases, and help in the design of the VRM to meet the required output voltage 
ripple.  
 
Fig. 3.4 shows the simulation waveforms simulated using MATLAB under three 
different situations. The simulation parameters are shown in Table 3.1. In Fig. 3.4(a), the 
ESR is comparatively high and corresponds to case 1. Therefore, the ESR effect 
dominates in the output voltage ripple. The output voltage ripple caused by the charging 
and discharging of the capacitor is so small that it can be ignored. The output voltage 
ripple has almost the same waveshape as the capacitor current. However, in Fig. 3.4(c), 
the charging and discharging of the output capacitor is the main cause of the output 
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voltage ripple. Thus, the minimum and maximum points of the output voltage ripple 
waveform do not synchronize with the capacitor current waveform. In case 2, the ESR 
and the capacitor charging almost have equal effect on the output voltage ripple 
waveform. Thus, in case 2, the capacitor current and the output voltage ripple have the 
same minimum value point but do not have the same maximum value point.  
 
TABLE 3.1 SIMULATION PARAMETERS FOR THE OUTPUT VOLTAGE RIPPLE ESTIMATION 
Parameters Value 
Input voltage (Vin) 5 V 
Output voltage (Vo) 1.7 V 
Output capacitor (C) 2000 µF 
Switching period (T) 5 µs 
Output inductor (L) 150 nH 
D·T/(2·C) 0.425 mΩ 
(1-D)·T/(2·C) 0.825 mΩ 
rC in case 1 1 mΩ 
rC in case 2 0.5 mΩ 












Fig. 3.4 Simulated output voltage and capacitor current waveforms under different situations.                     
case 1: ESR dominant (rC >(1-D)·T/(2·C)) (b) case 2: Neither ESR nor capacitor charging dominant 
(D·T/(2·C )<rC <(1-D)·T/(2·C)) (c) case3: Capacitor charging dominant (D·T/(2·C )>rC).  
 
Table 3.2 summarizes the calculated output voltage ripples based on eqs.(3.21), 
(3.22) and (3.23) and the simulated output voltage ripples. It clearly shows that the 
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calculated voltage ripple values are very close to simulated values. Thus, these 
equations are able to be used to estimate the output voltage ripple. 
 
From eqs.(3.21), (3.22) and (3.23), it should also be noticed that the output voltage 
ripple is proportional to the inductor current slope. Therefore, increasing the output 
inductor value will significantly reduce the ripple. Besides, increasing the switching 
frequency also helps reduce output voltage ripple.  
 
TABLE 3.2 THE CALCULATED AND SIMULATED VOLTAGE RIPPLES 
 Calculated voltage ripple Simulated voltage ripple 
Case 1 37.4mV 38mV 
Case 2 19.9mV 20mV 
Case 3 11.9mV 13mV 
 
3.2.2 MOSFET Power Loss Analysis 
In order to achieve a fast transient response, VRM designers tend to employ a 
small output inductor and increase the switching frequency. However, maintaining or 
increasing power supply efficiency in this situation is difficult. Among all the different 
power losses in the converter, the losses in the power MOSFETs are normally the 
highest. This is especially true in designs with high switching frequencies. Considering 
that most of today’s VRMs are based on the Synchronous Buck topology, understanding 
the MOSFET power losses in a Synchronous Buck converter is a necessary step in 
evaluating the performance of a VRM. 
 




lossS con sw gate s
on in sw oss in
on ds on g g
g
P P P P P
I V Q Q V fI R D f Q V f
I
= + + +
⋅ ⋅ ⋅ ⋅= ⋅ ⋅ + ⋅ + ⋅ ⋅ +     ,                             (3.24) 
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where Pcon = Conduction loss, Psw =  Switching loss, Pgate = Drive loss, Pcoss = Output 
capacitance loss, Rds(on) = MOSFET on-resistance, Ion = MOSFET on state current, Qsw = 
MOSFET switching charge, f: Switching frequency, Ig = Drive current, Qg = Gate 
charge, Vg = Drive voltage and Qoss = Output charge.  
 
The total loss in the Synchronous MOSFET (M2 in Fig. 3.1) is also comprised of 
the conduction loss, the drive loss, the output capacitance loss and the switching loss. 
However, the switching loss in the synchronous MOSFET is negligible, since the switch 
is turned on and off with only a diode drop across it. The conduction of the body diode of 
the MOSFET causes an additional diode reverse recovery loss in the case of the 
Synchronous MOSFET. Therefore, the total losses for M2 can be estimated as [51]: 
2 cos
2
( ) (1 ) 2
lossS con gate s rr
oss in
on ds on g g rr in
P P P P P
Q V fI R D Q V f Q V
= + + +
⋅ ⋅= ⋅ ⋅ − + ⋅ ⋅ + + ⋅ ⋅ f                                (3.25) 
where Prr is the diode reverse recovery loss and Qrr the diode reverse recovery charge. 
 
From (3.24) and (3.25), we note that the losses are mainly dependent on MOSFET 
performance, driver performance and converter specifications. From converter design 
point of view, adopting a low switching frequency will greatly reduce the total power 
losses in the converter. 
 
Fig. 3.5 shows the relationship between power losses in the MOSFETs and the 
switching frequency using the data of Infineon MOSFETs (data shown in Appedix A). 
In Fig. 3.5(a), both the Synchronous and the Control MOSFETs are implemented by 
using the same Infineon SPP80N03S2L-03 MOSFET which has a very low 
on-resistance. The converter specifications used were those given in Fig. 3.1. In Fig. 
3.5(a), the conduction loss is dominant in the case of the Synchronous MOSFET and due 
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to this, the losses do not change much with switching frequency. However, for the 
Control MOSFET, the situation is quite different. Due to the hard-switching involved, 
the power loss in M1 increases rapidly with switching frequency, which also results in a 
significant rise in the total power loss. Thus, a low switching frequency has a noticeable 
advantage from the point of view of improving the efficiency of the VRM.  
 
The losses are also dependent on the device characteristics. Since the duty cycle is 
quite small, the conduction loss of the Control MOSFET is, in fact, very small. This 
allows the choice of a lower rated MOSFET for the Control MOSFET with lower device 
capacitances. Due to this, the switching loss and hence the overall losses for the Control 
MOSFET can be reduced. In Fig. 3.5(b), a lower rated MOSFET (Infineon 
SPD100N03S2L-04) is employed as the Control MOSFET. In this case, although the 
conduction loss of the Control MOSFET is slightly increased, the switching loss at high 
frequency is reduced compared to that in Fig. 3.5(a). Therefore, the overall Control 
MOSFET loss in Fig. 3.5(b) is less than that in Fig. 3.5(a), especially in the high 
frequency range. Thus, from efficiency point of view, a lower rated Control MOSFET is 
preferable.  
 
 As mentioned before, the MOSFET losses will be the major loss component in 
Synchronous Buck converter based VRM. It may be noted that in both Fig. 3.5(a) and 
Fig. 3.5(b), the total losses in the power MOSFETs increase drastically with switching 
frequency. Even with a lower rated Control MOSFET (in Fig. 3.5(b)), the total power 
losses in MOSFETs are still as high as 15.6 W when the switching frequency increases 
to 1 MHz. In this case, the load current is only 40 A. If the load current increases to more 
than 100 A to meet future microprocessor requirement, the total power losses in 
MOSFET will be much higher than that shown in Fig. 3.5(b). Therefore, the use of an 
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extremely high switching frequency to achieve low output voltage ripple and also 





Fig. 3.5 Power losses in MOSFETs with different switching frequency (Vin=12V; Vo=1.7V; Io=40A). (a) 
with Infineon SPP80N03S2L-03 for both Control MOSFET and Synchronous MOSFET; (b) with the 
lower rated MOSFET (Infineon SPD100N03S2L-04) for control MOSFET.  
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3.3 VRM Design Trade-Offs 
Analysis in Section 3.1 and Section 3.2 shows the design trade-offs of VRMs. In 
order to meet large load-induced transient requirements, the output inductance of a 
VRM should be kept very small. With such a small inductor value, a high switching 
frequency is necessary to meet the output voltage ripple requirement. However, a high 
switching frequency, as discussed in Section 3.2.2, will significantly increase the power 
losses, thus leading to a low efficiency.  
 
In order to clearly address the trade-offs in VRM design, a numerical analysis is 
performed to the Synchronous Buck converter shown in Fig. 3.1. Given the output 
inductor value and the output voltage ripple requirement, the switching frequency can 
be determined by eqs. (3.21), (3.22) and (3.23). Thus, with the switching frequency, the 
power losses in MOSFETs can be calculated according to eqs. (3.24) and (3.25). The 
analysis results were plotted in Fig. 3.6.  
 
Fig. 3.6 shows the graphs of power losses vs output inductor value for different 
ripple requirements. In Fig. 3.6(a) the same device (SPP80N03S2L-03) has been used 
for both the Control and Synchronous MOSFETs. In Fig. 3.6(b) the lower rated 
MOSFET (SPD100N03S2L-04) has been used for the Control MOSFET. In both cases, 
it can be seen that with the same output voltage ripple requirement, reducing the output 
inductor value will significantly increase the power losses. When L is chosen as 50 nH to 
achieve a good transient performance, the power losses in MOSFETs are as high as 100 
W in Fig. 3.6(a) with 10 mV ripple requirement. With 1.7 V output voltage and a load 
current of 40 A, the output power itself is only 68 W. Even when a lower rated Control 
MOSFET is employed, the power losses are still 67 W (shown in Fig. 3.6(b)). This is 
unacceptable for a VRM design. For 30 mV ripple requirement, the power losses are still 
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very high (38 W in Fig. 3.6(a) and 25 W in Fig. 3.6(b)) relative to the output power. To 
guarantee a reasonable efficiency, the output inductor value should be increased. 
However, this undoubtedly results in a poor load-induced transient performance. 
Results in Fig. 3.6 show that the required design trade-offs can not be met in a VRM 





Fig. 3.6 Graph to highlight Synchronous Buck converter design trade-offs. (a) with Infineon 
SPP80N03S2L-03 for both control MOSFET and synchronous MOSFET; (b) with a lower rated 
MOSFET (Infineon SPD100N03S2L-04) for control MOSFET. 
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3.4 Chapter Conclusions 
As brought out in this chapter, a small output inductor is desirable for achieving 
good transient response. This requires that the switching frequency be kept high in order 
to meet the steady-state output voltage ripple requirements. However, increasing the 
switching frequency will have the undesirable effect of reducing the efficiency of the 
VRM.  
 
Table 3.3 summarizes the relation between converter specifications and converter 
performance. It shows that for conventional VRMs, using a synchronous buck converter 
is difficult to achieve significant improvements in both dynamic performance and 
steady-state performance, though improvements in converter design. 
 




















Fast Small High Small High 
 
Thus, meeting the three objectives of the VRM design, viz., good large signal transient 
response, low output voltage ripple and low efficiency simultaneously becomes 
virtually impossible with a single phase Synchronous Buck converter. This has 
motivated the search and adopting of various alternative topologies almost all of which 
are derived from the Synchronous Buck converter.  
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CHAPTER 4 
FAST RESPONSE CONTROL FOR STEPPING INDUCTANCE 
BASED VOLTAGE REGULATOR MODULE 
 
As discussed in Chapter 2, the existing VRM topologies are not able to meet both 
the stringent dynamic and steady-state requirements imposed by future advanced 
microprocessors. In [17]-[18], a Stepping Inductance based VRM (SI-VRM) concept 
has been proposed to solve this problem of improving dynamic performance without 
compromising steady-state performance.  
 
The basic idea of SI-VRM will be explained in Section 4.1. As will be explained in 
Section 4.2, the control scheme proposed in [17]-[18] does not fully exploit the potential 
offered by the SI-VRM topology and suffers from several shortcomings. These include 
poor voltage regulation with large ripple during the ‘inductor current recovery’ periods 
in which the current in the inductor is reduced or increased to match the load 
requirements. Also, smooth transitions between the different operating modes are not 
achieved. 
 
In Section 4.3, a novel control scheme is proposed which overcomes the 
limitations of the existing scheme. The proposed method is shown to improve the 
converter’s performance during the critical inductor current recovery phase of operation 
with reduced voltage ripple and excellent dynamic performance. Moreover, due to the 
smooth transitions between operating modes, the snubber circuits on the secondary side 
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used in [17]-[18] are no longer necessary. 
 
Section 4.4 of this chapter investigates the design requirements of the stepping 
inductance, a critical component in the topology. Section 4.5 and 4.6 compare 
simulation results and experimental results of the SI-VRM when controlled using the 
proposed control method and the existing control method. The simulated and 
experimental results clearly show that the proposed method can achieve better dynamic 
performance and also lower output voltage ripple during the critical inductor current 
recovery phase of load-induced transients. 
 
4.1 Stepping Inductance VRM (SI-VRM) 
Stepping Inductance based VRM (SI-VRM) concept has been reported in 
references [17]-[18] to meet the stringent dynamic performance and steady-state 
performance requirements of VRM. The basic configuration of this converter is shown 
in Fig. 4.1.  
 
 
Fig. 4.1 Basic configuration of the Stepping Inductance based VRM 
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The converter consists of a normal synchronous buck converter with an additional 
winding on the filter inductor which can be connected to sources V1 or V2 through the 
use of switches S1 or S2. Inductor Lo is the magnetizing inductance of the coupled 
inductor and has been shown separately here on the primary side for convenience. The 
inductance Lr in Fig. 4.1 is much smaller than Lo and can be the leakage inductance of 
the coupled inductor. Resistor R2 and switch So show an arrangement for applying step 
load changes to the converter. A practical circuit implementation of the scheme is shown 
in Fig. 4.2. 
 
In steady state, S1 and S2 are OFF, and the filter inductor of the converter is the 
series combination of Lo & Lr.  This high inductor value allows the switching frequency 
to be kept relatively low while at the same time keeping the inductor current ripple and 
also output voltage ripple low.  
 
However, in a transient condition, the auxiliary switch S1 or S2 is turned on to 
“short” the large inductor Lo, leaving only the smaller Lr in the main buck converter. 
This feature has the potential to achieve good dynamic performance. During this 
interval, the current in the inductor is changed to the new value through the use of S1/S2 
and V1/V2. After the transient, the auxiliary switch S1 or S2 will be turned off, and the 
large inductor, Lo+Lr, is employed again under steady state.  
 
Since the converter should work under two different states: steady state and 
inductor current recovery state, controlling the SI-VRM to achieve good performances 
under both those two states and to achieve a smooth transition between these two states 
is a challenge.  
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4.2 Problems with Existing Controller 
Consider the SI-VRM circuit in Fig. 4.2. The waveforms in Fig. 4.3 are those 
which would be obtained with the control scheme suggested in [17]-[18] under the 
transient condition caused by a step-down load. Prior to t0, the circuit is under steady 
state with auxiliary switches S1 and S2 switched off and the main switches M1 and M2 
being controlled in a PWM manner to regulate the output voltage. 
 
When a sudden load-decrease at t0 causes the output voltage Vo to increase beyond 
a certain threshold value V+, switch M2 is left ‘on’ for the duration of the resulting 
transient. The auxiliary switch S2 is used both for regulating the output voltage and for 
reducing the energy in the inductor Lo during this ‘inductor current recovery’ period. 
The converter continues to operate in this manner regulated by S2 till the current in Lo 
drops to the value of the load current. Once this happens, S2 is switched off and the 




Fig. 4.2 Stepping inductance based buck converter circuit 
 
Under a step increase in load, M1 is left on during the transient interval while S1 is 
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used to both regulate the output voltage and to increase the current/energy level in 
inductor Lo.  
 
 
Fig. 4.3 Theoretical waveforms under step load reduction with the controller in [17]-[18] 
 
Typically, in this scheme, the output voltage ripple is very large during the 
inductor current recovery interval. This voltage ripple is dependent on the output 
threshold voltages at which the auxiliary switches are to be switched on and off. 
Keeping these threshold voltages close to the voltage to be regulated will be difficult to 
achieve in a practical circuit, particularly due to switching/measurement noise in the 
output.  
 
Another major problem in this method occurs due to the switching of S1 and S2 
during load induced transients. Because of the mismatch in the currents in Lo and Lr, the 
auxiliary switch S1 or S2 interrupts the inductor current on the secondary side of the 
coupled inductor, which leads to very large voltage spikes in the auxiliary switches. Due 
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to this, snubbers are required to be placed across the auxiliary switches. These snubbers 
have not been shown in Fig. 4.2. If frequent load changes occur, the overall efficiency 
itself could be affected. 
 
4.3 Proposed Control Scheme 
In the proposed control Scheme, switches M1 and M2 are always used for output 
voltage control purposes and switch S1 (or S2) is used to adjust the energy in the inductor 
Lo quickly under a load-induced transient. As will be shown, all of the problems faced 
by the earlier method are avoided in the proposed method. The detailed operation of the 
proposed method is given below (see Fig. 4.4) under a load step decrease.  
 
 
Fig. 4.4 Waveforms under step load reduction with the proposed controller 
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Under steady-state operation, M1 and M2 are switched on at the normal switching 
frequency, say f1, to regulate the output voltage. The auxiliary switches S1 and S2 are left 
open. The buck converter’s inductor value will be Lo+ Lr. As mentioned earlier, this 
larger inductor value keeps the steady-state inductor current ripple and output voltage 
ripple low. 
 
Now let the load current decrease rapidly causing the output voltage to rise. (Note 
that the output voltage is likely to rise very steeply as shown due to the ESR and ESL of 
the output capacitor.) At t0, the output voltage increases beyond a set threshold voltage 
V+.  The auxiliary switch S2 is now turned on to effectively short the large inductor Lo. 
This causes the buck converter’s inductance to drop to the low value Lr. Due to this 
smaller inductor, the current iL rapidly decreases with a high slew rate (with M2 switched 





− ⋅= ,                                                                                                              (4.1) 
where k2= (number of turns in Lo) / (number of turns in L2).                           
The rapid fall in iL also allows output voltage to recover fast.  
 
The turning on of S2 serves to reduce the current io by recovering the energy stored 
in the inductor Lo and feeding it back to the dc source via switch S2.  Switch S2 should 
not be switched off after the output voltage has recovered at t1. This is because the 
current flowing through Lo (io) will still be much higher than the load current, due to the 
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Switch S2 is turned off only when the inductor recovery is complete and io 
decreases to the iL value. This instant can be conveniently determined as the instant 
when current ia2 on the secondary of the coupled inductor decreases to zero.  
 
For a step-up load transient, a similar operation takes place. Here, S1 will be 
switched on when the voltage drops below a threshold value. It will be kept on until the 
current ia1 on the secondary side drops to zero and the current io matches the current iL 
again. 
 
It may be noted that in the proposed scheme the auxiliary switch is not used for 
voltage regulation during the inductor recovery phase of the load-induced transient. The 
problem of obtaining tight output voltage regulation using auxiliary switches referred to 
earlier is thus fully avoided. Interruption of the inductor current by the auxiliary 
switches is also avoided both because they are not used for regulation and also because 
they are turned off at zero current at the end of the inductor current recovery interval.  
 
 Although the use of the smaller filter inductor Lr during the load-induced transient 
results in fast dynamic performance, it can also cause high current and voltage ripple. To 
solve this problem, the frequency of operation under such transients is made higher, to 
say f2. In our scheme, we have used variable frequency hysteresis current mode control 
method for the inner loop, which achieves this automatically. In steady state, because of 
the large output inductor, the converter operates at a low switching frequency, f1. This 
frequency will remain relatively constant since the parameters which determine the 
switching frequency, input and output voltage magnitudes and inductor values, do not 
vary significantly. Under transient conditions, the effective buck inductor is reduced to 
Lr, causing the switching frequency to be increased (to f2) automatically in order to 
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maintain the design value of ripple current. The output ripple voltage will usually be 
even lower than under the steady-state since the switching frequency is now higher. 
 
As may be seen, the proposed scheme is simple to implement. Fig. 4.5 shows the 
schematic diagram of the proposed SI-VRM control method. Besides the output voltage 
sensor, three current sensors have been used for sensing the current, iL, and the two 
currents ia1 and ia2 on the secondary side of the coupled inductor. Note that the number 
of current sensors on the secondary side can be reduced to one by placing the sensor on 
the centre tap connection. With this controller, SI-VRM can achieve smooth transitions 
between operating modes with the output voltage deviation under transient conditions 
being kept to the minimum. Furthermore, in the proposed control scheme, the main 
switch control is independent of the state of the auxiliary switches, which makes the 
design and implementation of the main switch controller straightforward and easy. 
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4.4 Stepping Inductance-Analysis and Design 
The stepping inductance is realized by a three-winding coupled inductor. 
Considering that there are at most two windings in play at the same time, the two 
winding transformer models shown in Fig. 4.6 can be used to model the stepping 
inductance. When a transient occurs due to a step-up load, switch S1 is turned on and 
windings W and W1 carry current and the equivalent circuit in Fig. 4.6(a) is applicable. 
Here Lr1 represents the effective leakage inductance between W and W1 reflected on the 
primary side. Similarly, when a transient occurs due to a step-down load, switch S2 is 
turned on and windings W and W2 carry current and the equivalent circuit in Fig. 4.6(b) 
is applicable. Here Lr2 represents the effective leakage inductance between W and W2 
again reflected on the primary side. In both cases Lo represents the magnetizing 
inductance shown here on the primary side. 
 
The leakage inductances play a critical role in deciding the maximum slew rate of 
load current that can be handled by the SI-VRM. Fig. 4.7 shows the relevant waveforms 
under a step increase in load. Assuming that the controller has set the duty cycle (of M1) 
to the maximum value of unity and that S1 is switched on, the slope of the inductor 
current (iL) rise can be shown to be 
( )1in o in
r
V V V k
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The change in output voltage is given by 
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                                    (a)                                          (b) 
Fig. 4. 6 Coupled-inductor models under transient conditions.                                                              
(a) under step-up load transient (b) under step-down load transient 
 
 
Fig. 4.7 Waveforms under step-load increase. 
 
Here the ESL of the output capacitor is ignored since the high-frequency ceramic 
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In order to achieve optimal transient response, (4.5) should be less than zero, 
which implies that at tx = 0, ∆v(t) is at its peak value |∆vmax |= ∆I·rC. Actually, it is not 
possible to reduce the transient deviation below this value when a step-load change 
occurs. From (4.5) and (4.6) it can be shown that for a step-up load induced transient, 
1
1 1
(C in o in
r op
r C V V V kL L
I
⋅ ⋅ − − ⋅< = ∆
) .                                                                                     (4.7)  
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Fig. 4.8 illustrates simulated output voltage waveforms during step-down transient 
with different output inductances. If the leakage inductance Lr2 increases beyond the 
optimum value specified by (4.8) (dash line in Fig. 4.8), the output voltage deviation 
will be greater than ∆v= ∆I·rC  . On the other hand, even if the leakage inductor is less 
than the optimal value (dot line in Fig. 4.8), the output voltage deviation will not be 
reduced further. Actually, very small value of Lr1 and Lr2 should be avoided, because 
with the same hysteresis current band, too small an output inductor would result in an 
extremely high switching frequency of M1 and M2 during the inductor current recovery 
phases. 
 
The value of the inductor, Lo, has to be designed to meet the steady state 
requirement of the buck converter. Output voltage ripple, switching frequency and 
inductor size all influence Lo selection. The larger the Lo value, the smaller will be the 
output voltage ripple. Alternatively, with a large Lo, the switching frequency f1 can be 
kept low while still achieving acceptable output voltage ripple. However, a large Lo will 
increase inductor size and also lead to a long inductor current recovery time because of 
the large energy stored in it. Furthermore, choosing Lo to be much larger than Lr1 and Lr2 
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will require the primary side and secondary side windings to be very tightly coupled, 
which will be difficult to achieve in practice.  
 
Fig. 4.8 Output voltage waveforms obtained with different inductor values. 
 
There are some further conditions placed on the turns ratios (k1 and k2) for the 
proper operation of the converter. Under a step-up load transient, for proper converter 
operation, the voltage across Lr should be positive when M1 is on. This implies that 
1in in oV k V V⋅ < − .                                                                                                                         (4.9) 
Furthermore, the current slew rate with S1 turned on should be higher than that 
with S1 off for the stepping inductance concept to be useful.  
 1
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Similar requirements can be written for the case of a step-down load transient. 
2in oV k V⋅ < .                                                                                                                         (4.11) 
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These can be combined to obtain the following conditions that the turns ratios of 
















⋅< ⋅ + .                                                                                                                  (4.14) 
It may be noted that the winding ratios k1 and k2, in general, are not equal, leading 
to asymmetrical secondary windings. If the inequalities in (4.13) & (4.14) are violated, 
then the stepping inductance can not improve the dynamic performance of the circuit; 
instead the current slew rate would in fact be lower than that with the auxiliary switches 
off (see conditions (4.10) and (4.12)).  
 
 Very low values of k1 and k2 are not also desirable, due to the resulting increased 
inductor current recovery times.  This will be shown below. 
 
In a step up load transient, the auxiliary switch S1 is turned on and the voltage 
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where ∆I1 is the step increase in the load current. 









⋅ ∆= ⋅ .                                                                                                                        (4.16) 
where ∆I2 is the step decrease in the load current. 
From (4.15) and (4.16), we can find that decreasing k1 and k2 will increase the 
transient inductor current recovery times. Thus, a trade-off is seen to exist in the choice 
of turns ratios, k1 and k2, between current slew rates and inductor recovery times.  
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4.5 Simulation Results with the Proposed Control Scheme 
Simulations using MATLAB Simulink were carried out in order to verify the basic 
operation of the proposed control scheme. Table 4.1 shows the specifications of the 
SI-VRM and the main component values used in the converter.  
 
TABLE 4.1 SPECIFICATIONS AND CIRCUIT PARAMETERS USED IN THE SIMULATION 
Parameters Value 
Input voltage(Vin) 12V 
Output voltage(Vo) 1.7V 
Max Load Current  45A 
Output capacitor(C) 2000µF 
ESR(rC) 4mΩ 
Large inductor(Lo) 2µH 
Leakage inductor(Lr) 110nH 
Equivalent auxiliary voltage_1(V1 in Fig. 4.1) 4.3V 
Equivalent auxiliary voltage_2(V2 in Fig. 4.1) 1V 
Hysterisis current band 7A 
 
The specifications and parameters are nearly identical to the experimental 
hardware converter. However, in the experimental hardware, the two leakage inductors 
Lr1 and Lr2 are not identical. Due to the limitations of MATLAB (Simulink), the Lr1 and 
Lr2 values were kept the same in simulation.  
 
The load responses of SI-VRM with the proposed scheme and with the existing 
control scheme were simulated and the results are shown in Fig. 4.9, Fig. 4.10 and Table 
4.2. Fig. 4.9 shows the result obtained with the control scheme in [17]-[18] for a load 
step-down condition. It must be pointed out that snubber circuits were added across the 
switches S1 and S2 with this controller scheme as mentioned before. The high initial 
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voltage spike following load change can be noted in the waveform in Fig. 4.9 at a time 
instant of 3×10-4S when load was changed. Subsequently, S2 is switched on and off for a 
long duration in order to maintain the output voltage around the chosen threshold 
voltage while the inductor Lo loses its energy. Also, during this interval the voltage is 
regulated around the threshold voltage V+ (=1.75V) instead of the desired voltage of 
1.7V.  
 
Fig. 4.10 shows the simulation waveforms of the stepping inductance VRM with 
the proposed controller under both load step-down and step-up transient conditions. The 
waveforms show clearly the superior performance of the proposed scheme compared to 
the earlier controller. The voltage spikes during step-load changes are less and occur 
only due to the ESR of the output capacitor. Also, the voltage quickly returns to the 
required voltage of 1.7V. The proposed controller also achieves lower voltage ripple 
both during steady-state and during the inductor recovery interval when the inductor 
current is changing to meet the load current level. This inductor recovery interval is also 
very short since the auxiliary switch is continuously left on. The switching frequency 
during transient period is much higher than that in steady state (500 kHz in a step-down 
transient and 1 MHz in a step-up transient), which ensures low output voltage ripple 
under transient conditions also. Table 4.2 summarizes the results of the simulations.  
 
Fig. 4.9 Simulation result of the output voltage with the controller of [17]-[18]  
(Load change from 45A to 2A) 
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Fig. 4.10 Simulation results with the proposed controller (a) the output voltage (b) the inductor current (c) 
the auxiliary winding current reflected to the primary (d) the control signal of the auxiliary switches (Load 
change from 45A to 2A and back to 45A) 
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4.6 Experimental Results with the Proposed Control 
Scheme 
A buck converter based on stepping inductance has been built and tested. The 
input and output voltage of the circuit are 12V and 1.7V, respectively. The output 
capacitor comprises 5*270 µF Oscon caps and 7*100µF tantalum caps. The net ESR is 
estimated to be 5 mΩ. The full load output current is 45A. According to the 
requirements imposed by (4.13) and (4.14), k1 and k2 have been set at 0.4 and 0.08. The 
inductance Lo is kept at 2.3 µH. As discussed earlier, since the transient performance is 
dependent only on Lr1 and Lr2 values, the value of Lo can be set high and the switching 
frequency under steady-state can be kept relatively low, if required. The leakage 
inductances, Lr1 and Lr2 were measured to be 109nH and 120nH respectively, which as 
required are less than the critical values in (4.7) and (4.8). The MOSFETs used as main 
switches are Infineon’s SPB80N03S2Ls with an Rds-on value of 2.8mΩ and the auxiliary 
switches are APT20M38s made by APT with 38mΩ Rds-on. The specifications and the 
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TABLE 4.3 SPECIFICATIONS AND CIRCUIT PARAMETERS USED IN THE EXPERIMENTAL 
HARDWARE 
Parameters Value 
Input voltage(Vin) 12V 
Output voltage(Vo) 1.7V 
Max Load Current  45A 
Output capacitor(C) 2050µF 
ESR(rC) 5mΩ 
Large inductor(Lo) 2.3µH 
Leakage inductor(Lr1) 109nH 
Leakage inductor(Lr2) 120nH 
k1 0.4 
k2  0.08 
Hysterisis current band 10A 
  
A simple PI controller is employed in voltage control loop with the transfer 
function given by  
5 / 2500 110 ( )sT
s
+=                                                                                        (4.17) 
The current hysteresis band, which was set at 10 A, has to be set properly to meet 
both voltage ripple and switching frequency requirements. Tighter current hysteresis 
band results in smaller output voltage ripple but also causes higher switching frequency. 
Too a high switching frequency in steady state will sacrifice the high efficiency brought 
by SI-VRM. In this case, the current hysteresis band is set at 10A to achieve a low 
switching frequency (63 kHz) under steady state, and at the same time, keep the output 
voltage ripple less than 40 mV. Also, due to the very small inductor employed during 
load-induced transient, a very tight current hysteresis band should be avoided to prevent 
extremely high switching frequency during that period.    
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Fig. 4.11 shows the schematic for experimental setup. Fig. 12(b) and Fig. 4.13(b) 
show the waveforms under step load transitions. Waveforms obtained with the buck 
converter without the stepping inductance (both S1 and S2 off) are presented in Fig. 
4.12(a) and Fig. 4.13(a) for comparison purposes. Fig. 4.12(c) shows the same 
waveforms as in Fig. 4.12(b) to a smaller time scale. 
 
 
Fig. 4.11 SI-VRM schematic for experimental setup 
 
In Fig. 4.12(a), the output voltage has a large spike which settles down after a large 
transient. In Fig. 4.12(b) and (c), once the step load decrease occurs, the auxiliary switch 
turns on reducing the effective inductance of the buck converter. The overshoot of the 
output voltage is 230mV, which is mainly caused by the ESR of the output capacitor. 
With current hysteresis control, the switching frequency of the main switches (M1 and 
M2) automatically increases as expected. However, due to the switching time delays, the 
switching frequencies both in steady state and in the inductor recovery phases are not as 
high as those in the simulation results. (60 kHz in steady state and 250 kHz in inductor 
recovery phase). The effect of switching time delays on the switching frequency of 
hysteresis current mode control will be investigated in the next chapter. 
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  (c) 
ig. 4.12 Experimental waveforms for a step-down load from 45A to 3.5A; (a) without the stepping 
ctance (b) with the stepping inductance and proposed controller  (c) waveforms in (b) with time scale 
changed to 10µs/Div. M2 gate signal Output voltage
(200mV/Div)  
1.70V  Output voltage
(200mV/Div)  ia2  
A/Div)     
100µs/Div 
  (a) 
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100µs/Div 
  (b) 
ig. 4.13 Experimental waveforms for a step-up load from 3.5A to 45A; (a) without the stepping 
inductance. (b) with the stepping inductance and proposed controller. 
Another problem shown in the experimental result in Fig. 4.12(b) is that the 
uctor recovery time is longer than the designed value. The current ripple in the 
sed current makes it difficult to switch off S2 exactly when the current on the 
ondary side of the coupled inductor (ia2) goes to zero. This can be clearly seen in both 
. 4.12(b) and Fig. 4.12(c). Actually, after only 75µS, ia2 is nearly zero and the 
iliary switch should be turned off at this point. This value of time interval is quite 
e to the simulation result. Due to the ripple component existing in ia2, it is very 
icult to catch the first zero-crossing point, resulting in the transient time being 
nded. Fig. 4.14(a) clearly shows this situation. In Fig. 4.14(a), due to the current 
le, the auxiliary switch does not turn off at the first zero-crossing point A. Instead, 
auxiliary switch keeps on functioning until point B. The inductor recovery time is 
 extended from (t0 ~ t1) to (t0 ~ t2). This problem was solved by using a low pass filter 
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to reduce the ripple. The filtered current signal waveform (Fig. 4.14(b)) becomes 
smoother than that in Fig. 4.14(a). Also, a small hysteresis band was added in the zero 
current detector to filter the sensing noise. Since the hysteresis band is quite small 
(0.3A), the small current could be switched off by the auxiliary switch directly and no 
snubber was found to be necessary in the actual hardware implementation. If this was a 
problem, in another design, a small snubber can be added across the auxiliary switches. 
The experimental results showing the effectiveness of this approach are presented in 
Chapter 5.   
 
 
(a)                                                                         (b) 
Fig. 4.14 Theoretical waveforms during load-induced transient (a) without low pass filter and hysteresis 
band; (b) with low pass filter and hysteresis band. 
 
4.7 Chapter Conclusions 
The output voltage regulation during the step load transient change presents a 
severe challenge for a VRM design. Stepping inductance based VRM (SI-VRM) has 
been proposed earlier to address this problem. However, because of the problems in the 
control method adopted, the earlier SI-VRM scheme suffered from severe shortcomings. 
A new control scheme has been proposed in this chapter to exploit fully the potential of 
the SI-VRM. With the proposed controller, fast responses for large step load changes 
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and low voltage ripple both under steady state and under inductor recovery stage are 
achieved. Through analysis of the circuit implementation, the requirements of 
coupled-inductor have been investigated.  Simulation and experimental results show 
that the proposed fast response controller can effectively control the SI-VRM both 
during steady state and load transient periods.  
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CHAPTER 5 
SMALL-SIGNAL ANALYSIS AND CONTROLLER DESIGN 
FOR STEPPING INDUCTANCE VOLTAGE REGULATOR 
MODULE 
 
A Stepping Inductance based VRM (SI-VRM) control scheme that aims to achieve 
fast dynamic response under step-load conditions is introduced in Chapter 4. The block 
schematic diagram of the proposed control scheme is shown in Fig. 5.1. This is a 
cascaded scheme with an inner hysteresis current control loop and an outer voltage 
control loop. Due to its frequency variable feature, the hysteresis current mode control is 
adopted for the inner loop to achieve both fast dynamic response and small output 
voltage ripple. In this chapter, the switching frequency estimation of hysteresis current 
mode control is first investigated. Following this, a small signal analysis is performed to 
SI-VRM. The proposed small-signal model of SI-VRM is verified by experimental 
results.  
 
Also, the increasing switching frequency during inductor current recovery interval 
allows us to use a voltage controller capable of achieving a larger bandwidth during this 
interval. In this chapter, an improved dual gain voltage controller is proposed which 
results in better performance during load-induced transients. The proposed controller is 
based on the small-signal model of the SI-VRM. This controller achieves shorter 
inductor current recovery time and smaller voltage deviations for step load changes 
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when compared to the single gain controller. Simulation and experimental results are 
also provided to show the dynamic performance improvement achieved by the proposed 
controller. 
 
Lastly, the chapter concludes with a comparison of three SI-VRM control methods, 
namely, the existing scheme, the proposed single gain control scheme, and the proposed 
dual gain control scheme.  
 
 
Fig. 5.1 Cascaded control scheme for the SI-VRM 
 
5.1 SI-VRM Switching Frequency Estimation 
5.1.1 Reasons for Choosing Hysteresis Controller for the Inner Loop 
Current mode control has been used in switching power supplies for many years 
[52]-[59]. Unlike in the voltage mode control, in current mode control, the inductor 
current is directly sensed and controlled. The most widely used current mode control 
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methods are the peak current mode control, the average current mode control and the 
hysteresis current mode control. In the fast response controller for SI-VRM proposed in 
the last chapter, the hysteresis current mode controller shown in Fig. 5.1 is employed 
because of its several advantages. 
 
Firstly, in the SI-VRM application, the converter is designed to work under 
different operating states: the steady state with a large output inductance and the 
inductor current recovery states with a small output inductance. The variable switching 
frequency feature of the hysteresis current mode control helps to maintain small output 
voltage ripples both under steady state and load-induced transients.  
 
Secondly, as will be explained in Section 5.2, with hysteresis current mode 
control, the inner current loop is fast so that the equivalent model of the converter 
becomes an RC load fed by a voltage controlled current source. As a result, the 
converter is simplified to a first order system, which can achieve higher bandwidth and 
better dynamic performance. Also, due to this feature, the hysteresis current mode 
control can get automatic feed forward from the line voltage. 
 
Another advantage of using an inner hysteresis current controller is easy 
implementation of current protection. Since the inductor current is regulated around the 
reference signal which is generated by the voltage loop controller, it is easy to limit the 
inductor current by clamping the reference signal. 
 
5.1.2 Estimation of the Switching Frequencies 
Switching frequency is an important specification in the converter design, and is 
required especially for the filter and the control loop design. In the hysteresis current 
mode control, the switching frequency is mainly dependent on the output inductor, 
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voltages dropped on the inductor and the hysteresis band. Fortunately, in SI-VRM, these 
circuit parameters are reasonably constant. This makes it possible to predict the 
switching frequency during steady state and load-induced transients based on the 
converter parameters. 
  
 Fig. 5.2 shows the inductor current waveform with hysteresis current mode 
control. 
 
Fig. 5.2 Inductor current waveform with hysteresis current mode control. 
 
Here, iL* is the inductor current reference and ∆I is the inductor current hysteresis 
band. Since the hysteresis band will determine the ripple, the hysteresis band is usually 
chosen to meet the given ripple requirement. The switching frequency can then be 
estimated based on the chosen hysteresis band.  
 
However, as will be discussed, the effective hysteresis band is also dependent on 
the switch time delays. Therefore, an alternative way is to calculate the effective 
inductor current hysteresis band resulting from a given set of circuit parameters and time 
delays. The switching frequency can then be calculated from the effective hysteresis 
current band. 
The parameters td-on and td-off in Fig. 5.2 are the total time delays from the time 
inductor current hits the hysteresis band limits to the time the appropriate switches are 
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turned on or off. These time delays include the driver delay and MOSFET delay. As 
shown in Fig. 5.2, these time delays will increase the hysteresis band to a comparatively 
large value ∆Ieff. The effective inductor current band is dependent on both the time 
delays and on the inductor current slopes. 
 
 During t1, the Control MOSFET is ON and the voltage across the inductor is Von, 
which keeps the inductor current increasing. The inductor current slope is: 
onL Vdi
dt L
= .                                                                                                                                (5.1) 
The increased in the hysteresis band caused by the time delay td-off is: 
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−⋅∆ = .                                                                                                         (5.3) 
Therefore, the effective hysteresis band is: 
 off d on on d offeff
V t V t
I I
L
−⋅ + ⋅∆ = ∆ + − .                                                                                         (5.4) 
Actually, the output voltage ripple is determined by the effective hysteresis band. 
Therefore, in (5.4), ∆I has to be chosen to make ∆Ieff to meet the output voltage ripple 








I L V V
⋅= ∆ ⋅ ⋅ + .                                                                                                        (5.5) 
 
These equations are valid during both steady state and inductor current recovery 
periods. For SI-VRM, there are three operating states: steady state, step-up load 
transient and step-down load transient. For the different operation states, Von, Voff and L 
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in (5.5) have different values. Table 5.1 gives the parameters in different situations. 
Here, Vdr is the voltage dropped in the auxiliary circuit, which mainly includes the diode 
forward voltage drop and the voltage drop across the auxiliary MOSFET. 
 
Fig. 5.3 shows the experimental switching signal and the voltage waveforms 
across the Control MOSFET Vds obtained using Intersil ISL6612 driver and Infineon’s 
SPB80N03S2L MOSFETs. These waveforms clearly show that there are more than 
100ns’s time delays in switching-on and switching-off point, which would cause the 
increase of the inductor current band. 
 
TABLE 5.1 VOLTAGE DROPS AND INDUCTANCE VALUES IN DIFFERENT SITUATIONS 
 Steady state Step-down load transient Step-up load transient 
Von Vin- Vo Vin+k2· (Vin + Vdr )- Vo Vin-k1· (Vin + Vdr )- Vo
Voff Vo Vo -k2· (Vin +Vdr) k1· (Vin + Vdr ) + Vo
L Lo Lr2 Lr1
 
In an SI-VRM, these delays have little effect on the switching frequency under 
steady state. This is because of two reasons. Firstly, the switching frequency is quite low 
during steady state. Thus, these time delays are not significant compared to the 
switching period. Secondly, during steady state, a large output inductor is employed, 
which results in a very small change in the hysteresis current band according to (5.5).  
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Fig. 5.3 Experimental waveforms of control signal and the Control FET Vds.                                            
(a) switch off time (b) switch on time. 
 
However, under load-induced transient condition, owing to the high switching 
frequency and also the high inductor current slope due to the small output inductor, the 
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TABLE 5.2 COMPARISONS OF EXPERIMENTAL RESULTS AND CALCULATED VALUES OF 
SWITCHING FREQUENCY 
 Calculated value Experimental value 
Input voltage Vin 5.0V 
Output voltage Vo 1.7V 
Auxiliary circuit voltage drop Vdr 1V 
Large inductor Lo 5.9 µH 
Leakage inductor Lr2 130 nH 
Turn ratio k2 0.24 
Set hysteresis band 2.5A 
Turn-on delay 120 ns 
Turn-off delay 110 ns 
Effective hysteresis band in steady state 2.59A 2.7A 
Effective hysteresis band in step-down 
load transient 
7.03A 6.9A 
Switching frequency in steady state 73.4 kHz 76 kHz 
Switching frequency in step-down load 
transient 
269 kHz 240 kHz 
 
Fig. 5.4 illustrates the experimental waveforms obtained during steady state and 
step-down load transients. Table 5.2 shows the converter parameters and the comparison 
between experimental results and calculated values. Eq. (5.5) can be used to estimate the 
switching frequency. Here, the switching delays were obtained using experimental 
waveforms. The estimation for the switching frequency in steady state is very accurate 
and the switching delays only slightly affect the current hysteresis band. However, the 
inductor current waveform in Fig. 5.4 CH2 shows that in transients, the current 
hysteresis band is significantly increased due to the switching delays. As a result, 
predicting the switching frequency in transients is less accurate.  
 
As discussed in Section 4. 6, the difficulties exist in the switching off auxiliary 
switch S1 or S2 exactly at zero current. A filter for the signal together with a small 
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hysteresis band was added to overcome this problem. In Fig. 5.4, experimental 
waveforms show that this method was able to work properly. The auxiliary switch S2 is 
turned off when ia2 decreases to zero. 
 
5.2 Small-Signal Model of SI-VRM 
An accurate small-signal model is necessary for designing the controller for 
SI-VRM. Due to the tight inductor current regulation offered by the hysteresis current 
mode control, the small-signal model of the SI-VRM is a simple first order system. This 
section develops this model and also provides experimental result to validate the model.  
 
5.2.1 Control-to-Output Transfer Function of SI-VRM 
Let us consider an SI-VRM with hysteresis current-mode control. Assuming a 
tight inner current loop, the equivalent model of the converter becomes an RC load fed 
by voltage controlled current source as shown in Fig. 5.5 [56][60]. This model of the 
converter is not affected by changes in the input voltage. The control-to-output transfer 
function of the converter is given below: 
( ) ( /(1/ ) 1)
( )




v s R s r C
G s
i s s r R C
⋅ += = + + .                                                                               (5.6) 
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Fig. 5.5 Small signal model of SI_VRM in steady state 
 
In (5.6), the ESL of the output capacitors is neglected as large parallel ceramic 
capacitors have been used. It may be noted that the above transfer function is dependent 
on the load resistance. The highest pole frequency will correspond to the heaviest load 
condition. Assuming that even under the heaviest load, the ESR of output capacitor rC is 
still much smaller than the load resistor RL, the parameter rC in denominator can be 
neglected and (5.6) can be simplified as: 
( ) ( /(1/( )) 1)
( )




v s R s r C
G s
i s s R C
⋅ ⋅= +≈ ⋅
+
                                                                             (5.7) 
 
Fig. 5.6 shows the bode plots of the plant under two different load conditions. In 
Fig. 5.6, even though the magnitude response plot starts with different low frequency 
gain under different load conditions, the occurrence of pole will exactly eliminate this 
difference. At frequency beyond the higher pole frequency, the two plots are perfectly 
matched. A similar situation occurs for the phase response plots also. The only 
mismatch of the phase response plots with different loads appears at frequency range 
between pole1 and pole2. At frequency higher than pole2 or lower than pole1, the two 
phase response plots are almost the same. Therefore, it is shown that beyond the highest 
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pole frequency, the transfer function is practically independent of the load resistance 
value.  
 
During load-induced transitions, the auxiliary switch (S1 or S2) will be turned on 
and an equivalent voltage of k1·Vin  or k2·Vin is induced across the inductor Lo. However, 
as mentioned before, with tight inductor current control, the output voltage is 
independent of input voltage and is only decided by the inductor current. Therefore, the 




Fig. 5.6 Theoretical bode plots of SI-VRM with different load condition. 
 
5.2.2 Experimental Verification of the Transfer Function 
To verify the model in (5.6), the control-to-output transfer function of the SI-VRM 
with the parameters in Table 5.2 was measured using the HP4194A 
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Impedance/Gain-Phase Analyzer. The block diagram of the measurement circuit is 
shown in Fig. 5.7. 
 
From the above analysis, the SI-VRM is supposed to have the same transfer 
function during steady state and inductor current recovery periods. In order to measure 
the converter transfer function during the inductor current recovery period, the 
secondary side of transformer is shorted and only the leakage inductor is left as output 
inductor. Since the auxiliary voltage source does not affect small signal model of 
converter, the secondary side of transformer can be directly shorted without any voltage 
source (Fig. 5.8). Because of the higher switching frequency of 500 kHz, the 
measurement has been carried out up to 200 kHz.  
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Fig. 5.9 Measured and theoretical bode plots of plant transfer function 
 
 
The measured results are compared with the theoretical results in Fig. 5.9. The 
experimental bode plots and theoretical bode plots of plant transfer function are closely 
matched. The experimental results confirm the small-signal model in Fig. 5.5.  
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It is to be noted that there is one pole located in the high frequency part of the bode 
plots. This pole is introduced by the output voltage filter, which has a high frequency 







×= + × .                                                                                  (5.8) 
 
5.3 Dual Gain Controller for SI-VRM 
In the cascaded control method, the voltage controller decides the inductor current 
reference. Thus, the dynamic performance of the converter is not only decided by the 
inner current loop, but also by the voltage loop. However, in the fast response control 
method discussed in Chapter 4, the dynamic performance of voltage controller is 
restricted due to the limited bandwidth of the closed loop system during load transient 
intervals. In this section, this problem is discussed and a novel dual gain controller is 
proposed to solve this problem. The proposed controller is based on the small signal 
model of the SI-VRM.  
 
5.3.1 Dual Gain Controller-Motivation 
Based on analysis in Section 5.2, a voltage-loop controller given below can be 









⋅ += ⋅ +                                                                                                                (5.9) 
In this case, z1 and p1 are used to compensate respectively the system pole 
{1/(rC+RL)/C} and zero {1/(rC· C)} of (5.6). Under perfect compensation, the loop gain 
becomes: 
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( ) Lc vi
R K
T s G G
s
⋅= ⋅ = .                                                                                                        (5.10) 
Here, the output voltage filter is not taken into account, because as mentioned 
before, the only pole of the filter occurs at high frequency range which would not affect 
the controller design. 
 
The gain K can be selected to achieve the desired closed loop bandwidth. 
Theoretically, the system has 90 degree phase margin and infinite gain margin. Hence, 
with variations in the load resistance value, an exact pole-zero cancellation will be 
impossible.  
 
Fig. 5.10 shows the theoretical bode plots of the loop transfer function under 
different load conditions. The design was carried out under minimum load condition. 
The bandwidth achieved is 24 kHz. The highest pole frequency of the system is about 
1.4 kHz. As mentioned in Section 5.3, the transfer function of the converter is 
unchanged with load at frequencies higher than the higher frequency value of the system 
pole. Due to this, the performance of the designed controller, viz, the crossover 
frequency, phase margin, will be generally unaffected with load variations (see Fig. 
5.10).  
 
The designed controller is as follows: 
4
5
6.64 10 ( /1190 1)( )
( /1.135 10 1)C
sG s
s s
× ⋅ += ⋅ × + .                                                                      (5.11) 
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Fig. 5.10 Theoretical loop gain bode plots with different loads 
 
The above analysis and system models are valid even during inductor current 
recovery periods. During this period, although reducing the output inductor value offers 
the potential to achieve fast responses, the inductor current reference due to its 
dependency on the slow voltage controller with limited bandwidth, changes slowly. This 
limits the load-induced dynamic response of the SI-VRM. As the switching frequency of 
the converter increases dramatically during the inductor current recovery periods, the 
voltage loop bandwidth can be increased beyond the value that is achieved during steady 
state. This increase in bandwidth of the voltage loop has the potential to enhance the 
dynamic performance of the converter. 
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Fig. 5.11 Bode plots in steady state and inductor current recovery periods with dual gain controller. 
 
The bandwidth of the voltage loop during inductor current recovery period can be 
increased by increasing the value of K in (5.9). There are two preset gains of the voltage 
controller, namely K1 and K2. In steady state, due to the low switching frequency, the 
active gain is set to the lower value K1. Under inductor current recovery periods, the gain 
will be shifted from K1 to the higher value K2 in order to achieve higher bandwidth and 
fast dynamic response. Fig. 5.11 shows the bode plots corresponding to steady state and 
inductor current recovery periods when K2 = 3·K1. It can be noted that the increase in 
controller gain during inductor current recovery period results in an increase in 
bandwidth from 24 kHz to 57 kHz.  
 
5.3.2 Dual Gain Controller Implementation 
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Fig. 5.12 Dual gain controller implementation circuit. 
 
Here Vo, Vref, and iL* are the output voltage, reference voltage and the inductor 
current reference, respectively. In this circuit, S is an analog switch with a series resistor 









⋅ += ⋅ + ,                                                                                                           (5.12) 
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During load-induced transients, the analog switch S is turned on and the resistor 









2R R C C
+= = ⋅ ⋅ + ,                                                                                               (5.13) 
whereas the placements of poles and zero will not change. These features exactly satisfy 
the requirement of dual gain voltage controller.   
 
   Here an analog switch has been used to change the control gain. As is known, 
analog switch has poor noise immunity so that the noise signal in channel can cause 
false conduction of the analog switch. Therefore, a low pass filter is needed to improve 
noise margin of the analog switch. Also, due to the low switching frequency of this 
analog switch (the switching frequency of this analog switch is dependent on the 
frequency of load change which is much lower than switching frequency in the main 
converter), the low pass filter can be well designed to filter the high frequency noise 
signal. Here, a capacitor (10 pF) at the input of the analog switch acts to filter any noise 
in the signal controlling the analog switch. This was able to effectively solve the noise 
problem of the analog switch. Experimental results in the next section also show that 
this problem can be avoided by using this filter. 
 
5.3.3 Experimental Results with Dual Gain Controller 
To verify the improvement brought by the dual gain controller, the SI-VRM of 
Section 5.2 was equipped with the proposed dual gain controller. The loop transfer 
function was measured using HP4194A Impedance/Gain-Phase Analyzer. The control 
bandwidths were designed as 24 kHz in steady state and 57 kHz during inductor current 
recovery periods, respectively.  
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(b) 
Fig. 5.14 Measured and theoretical bode plots of loop transfer functions. (a). in steady state (b). during 
inductor current recovery periods 
 
Fig. 5.13 illustrates the block diagram of the measurement circuit. Fig. 5.14 shows 
the comparison between measured and theoretical loop transfer functions with designed 
parameters. The phase responses of the transfer functions are supposed to approach -90 
degrees in high frequencies. However, with the effect of the filter used for output 
voltage sensing, the phase response tends to roll towards -180 degree at high frequencies 
and the phase margin also decreases to 60 degrees.  
 
In Fig. 5.14(a), the converter was set to work under steady-state condition with a 
low switching frequency 78 kHz. For this measurement, the auxiliary switches S1 and S2 
were left off. Therefore, the control gain was set low (K1) and a low bandwidth was 
achieved as expected. The measured bandwidth is around 30 kHz, which is close to the 
theoretical value (24 kHz). In order to measure the loop transfer function during 
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inductor current recovery periods, the circuit shown in Fig. 5.7 was employed. In this 
situation, the secondary side of transformer was directly shorted and only the leakage 
inductance was left in the circuit to act as output inductor. This pushes the switching 
frequency to a higher value of around 500 kHz. Fig. 5.14(b) shows the theoretical and 
measured loop transfer function with controller gain K2. The bandwidth of the system is 
increased to 60 kHz and the loop gain increases by 10 dB. Also, it may be noticed that, 
as expected, the two loop gains in Fig. 5.14(a) and 5.14(b) are similar except for an 
increased gain in Fig. 5.14(b) due to the increased gain set in the dual gain controller for 
this operating mode.  
 
5.4 Simulation and Experimental Results  
Simulations using Matlab Simulink were carried out to compare the performance 
offered by the three controllers, namely: the existing control scheme proposed in 
reference [17]-[18], the single gain fast response controller, and the dual gain fast 
response controller. The predicted performance offered by the various controllers were 
verified using experimental results obtained form a hardware prototype. This section 
presents important simulation and experimental results.  
The input and output voltages considered in the converter were 5V and 1.7V 
respectively. The threshold value V+ was set to 1.8V. For the dual gain controller, the 
bandwidth setting is the same as that used in Section 5.3 (24 kHz and 57 kHz). The same 
converter parameters that are listed in Table 5.2 were used. Considering that the 
situation in a step-down load transient is more critical than that in a step-up load 
transient, only step-down load transition is discussed here to demonstrate the 
performance improvement offered by the dual gain controller.  
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Fig. 5.15, Fig. 5.16 and Fig. 5.17 show the simulated waveforms under load 
step-down change. In Fig. 5.15, the control method proposed in [17]-[18] is used. As 
discussed in Chapter 4, high voltage spikes occur during transient and the auxiliary 
switch S2 operates for a long duration in order to regulate the output voltage. Also, the 
current on the second side of the coupled inductor (refer Fig. 5.15(c)) is interrupted by 
the auxiliary switch during load transient period. In Fig. 5.16, the single gain fast 
response controller is employed. It may be noticed that after the auxiliary switch is 
turned on at t0, due to the low gain in voltage controller, the inductor current reference 
approaches the new value slowly. As a result, the output voltage is not regulated to 1.7V 
immediately. Instead, there is more than 100mV deviation during inductor current 
recovery period. Another problem caused by this deviation is that the auxiliary switch 
cannot be turned off at the point where transformer current goes to zero. Fig. 5.16 shows 
that at t1, the transformer current goes to zero. However, the auxiliary switch is not 
turned off until the output voltage drops to the value lower than threshold voltage V+ at 
t2. This increases the current recovery duration.  
 
Fig. 5.15 Simulation waveforms with controller of [17]-[18] under load change from 35A to 3.5A 
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Fig. 5.16 Simulation waveforms with single gain voltage controller under step down load. 
 
Fig. 5.17 shows the simulation waveforms with the dual gain controller under the 
same load conditions. We can find that the problems associated with the other control 
methods (Fig. 5.15 and Fig. 5.16) do not appear in this case. Here, when the auxiliary 
switch is turned on at t0, the voltage loop gain is shifted to a higher value to achieve 
better transient performance. This results in a faster change of the inductor current 
reference and the better output voltage regulation. Also because of well regulated output 
voltage, the auxiliary switch can be turned off when transformer current goes to zero at 
t1.  These simulation waveforms clearly show that compared to the other controllers 
considered for investigation, the dual gain controller achieves a shorter transient time 
and a better output voltage regulation during load-induced transitions. 
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Fig. 5.17 Simulation waveforms with dual gain voltage controller under step down load. 
 
Experimental investigation was carried out on a hardware prototype to verify the 
performance improvement offered by the dual gain controller (Fig. 5.18). The output 
capacitor has been realized using parallel combination of five 270µF Oscon capacitors 
and seven 100µF tantalum capacitors. The net ESR is estimated to be 5mΩ. The 
MOSFETs used as main switches are Infineon’s SPB80N03S2Ls with 2.8mΩ Rds-on. 
The dual gain controller used resulted in an experimental closed loop bandwidth of 30 
kHz in steady state and 60 kHz during inductor current recovery periods. It is believed 
that due to circuit parasitics, the measured bandwidth (30 kHz) under steady state is 
higher than the theoretical bandwidth of 24 kHz.  
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(a)                                                                                   (b) 
Fig. 5.18 Experimental setup for dual gain control SI-VRM; (a) control board; (b) power converter 
board. 
 
Fig. 5.19 shows the experimental results that compare the load step down transient 
response offered by single gain controller and the controller discussed in [17-[18]. With 
the existing control scheme proposed in [17]-[18], as soon as the load step occurs, a high 
voltage spike appears in the output voltage (Fig. 5.19(a)). Subsequently, as discussed in 
Chapter 4, S2 is switched on and off for a long duration to maintain the output voltage 
around the chosen threshold voltage when the inductor Lo loses its energy. Thus, the 
winding current ia2 is interrupted repeatedly. On account of this, the voltage stress across 
the devices increases. Also, during this interval the output voltage has a large ripple 
content. Besides, it is regulated around the threshold voltage V+ (=1.85V) instead of the 
desired voltage of 1.7V. With the single gain controller, the converter works with a low 
switching frequency of 78 kHz under steady-state. Once the step down load transient 
occurs (refer Fig. 5.19(b)), the auxiliary switch S2 is turned on, reducing the effective 
inductance of the buck converter. At the same time, the excess energy stored in large 
inductor Lo is fed back to input voltage source through auxiliary winding (shown in 
CH3). With current hysteresis control, the switching frequency of the main switches (M1 
and M2) increases to 240 kHz as expected, which has the effect of reducing the voltage 
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ripple. The first spike of the output voltage is 300mV, which is mainly caused by the 
ESR and the ESL of the output capacitor. Based on the comparison of output voltage 
ripple and inductor current waveforms in Fig. 5.19, it may be concluded that the single 
gain controller offers a better transient response when compared to the controller 
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erimental waveforms for a step-down load from 35A to 3A; (a) with controller in [17]-[18]. 
(b) with the single gain controller. 
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Fig. 5.20(b) shows the experimental results obtained using the proposed dual gain 
controller under the same load step down transient conditions. Fig. 5.20(a) shows the 
transient response offered by the single gain controller. As a fast hysteresis current loop 
has been employed by both the single gain and dual gain control schemes, the inductor 
current reference transient can be considered as a base to compare the performances 
offered by the two control schemes. From Fig. 5.20, the inductor current reference of 
dual gain controller changes faster than that of the single gain controller. This has also 
resulted in a smaller deviation of output voltage from the reference voltage (about 35 
mV) in the case of the proposed dual gain control scheme when compared to the single 
gain control scheme (125 mV). The reason for the fast transient response can be 
explained as below.  
 
In single gain control scheme, the gain of voltage loop controller is held constant, 
which gives a system bandwidth of 30 kHz. This restricts the dynamic response of 
inductor current reference. On account of this, it takes 142µs for the inductor current to 
reach steady state. On the other hand, with the dual gain controller (Fig. 5.20(b)), a high 
voltage loop gain is employed under transient conditions. Due to this, the system 
bandwidth is increased to 60 kHz during the inductor current recovery period. This 
results in the inductor current reference changing much faster than in Fig. 5.20(a). Also 
the inductor current reference with dual gain scheme has an undershoot during transient 
which aids in achieving better output voltage regulation by saturation of the duty cycle 
of the Synchronous MOSFET. The inductor current reaches steady state in a reduced 
time of about 98µs.  
 
This recovery time is dependent on load change value, inductance value Lo and the 
voltage applied across the stepping inductor. Given a particular design, the recovery 
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time will depend on the load current change to be handled by the stepping inductor. Here, 
in our experiments, a large step change from a maximum of 35 A to a low value of 3.5 A 
has been considered to demonstrate the improvement brought by the proposed dual gain 
controller. This condition is identical to those used to obtain the simulation results 
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 (b) 
Fig. 5.20 Experimental waveforms for a step-up load from 35A to 3A; (a) with single gain controller. (b) 
with the dual gain controller. 
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In this scheme also, a small filter to reduce the ripple in the sensed auxiliary switch 
current was added together with a hysteresis band in the zero current detector. It was 
found in this case, perhaps due to noise in the implementation, the auxiliary switch on 
certain occasions was turning off before the current has reached zero. If this happens, 
due to the mismatch between io and iL, an output voltage overshoot will occur. To avoid 
this, a small time delay has been added in the turn-off of the auxiliary switch to make 
sure that io is nearly matched with iL at the instant of switch turning-off. Since the 
accurate value of the winding current is not critical, this can be simply implemented by 
using a suitable RC filter at the winding current sensor. With an RC filter, the sensed 
current signal has a time delay compared to the actual winding current. Therefore, this 
can ensure that the auxiliary switch is turned off without excessive energy stored in Lo. 
This delay will not affect the accurate turn-on of the auxiliary switches because S1 and S2 
are triggered by output voltage deviations.  
 
Table 5.3 summarizes the simulation results and experimental results obtained 
using the different control methods under the same load change conditions (from 35 A to 
3.5 A). 
















120 mV 150 mV 103µs 139µs 
Single gain 
controller 
130 mV 125 mV 185µs 142µs 
Dual gain 
controller 
40 mV 35 mV 115µs 98µs 
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5.5 Chapter Conclusions 
In this chapter, in order to help in designing the hysteresis current mode controller, 
an investigation into switching frequency estimation of the hysteresis current mode 
control is provided. Besides, an accurate small-signal model of the SI-VRM is proposed 
and verified by experimental results. Based on a small-signal analysis, an improved dual 
gain control scheme has been developed in this chapter to fully exploit the potential of 
the SI-VRM. With the proposed controller, fast response for large step load changes can 
be achieved. Experimental results show that the proposed dual gain controller is able to 
achieve better dynamic performance than the single gain controller.   
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CHAPTER 6 
CONCLUSIONS AND FUTURE WORK 
 
The increased number of transistors and the higher clock frequencies have 
imposed a critical challenge for delivering high quality power to modern 
microprocessors. Power supplies for advanced microprocessors are required to deliver 
high current at a high efficiency and also to accurately regulate the output voltage in the 
sub-1V level under steady-state operation. Furthermore, they are also expected to 
operate with very fast dynamic response under load-induced transients. Besides these 
performance requirements, small size and low cost are also expected to be achieved.  
 
Most of today’s VRMs adopt multiphase buck converter topology, which can 
deliver higher current and offer better dynamic performance than a single phase buck 
converter. However, due to limitations such as increased losses at high switching 
frequency and high cost, the multiphase buck converter is difficult to be designed to 
meet the demands of powering future microprocessors. Thus, new VRM topologies and 
new control methods are needed to power future microprocessors. 
 
Stepped Inductance VRM (SI-VRM) topology is a promising topology which aims 
to effectively switch the converter inductance between two values – a high value for low 
frequency operation and high efficiency under steady-state and a low value for fast 
dynamic response under load induced transient conditions. The focus of the thesis has 
been on developing the control method for this converter in order to fully exploit its 
performance potential.  
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Following is a brief summary of the work presented in the thesis. 
z Existing VRM topologies and control methods have been investigated and the 
limitations of the topologies in meeting the stringent VRM requirements have 
been brought out.  
 
z Based on transient and steady-state analyses, the limitations of a simple Single 
Phase Synchronous Buck Converter in meeting the requirements of a VRM 
unit have been brought. This investigation has also highlighted the design 
trade-offs involved in meeting the conflicting requirements of the VRM.  
 
z One of the VRM topologies, the Stepped Inductance VRM, was chosen for the 
project due to its potential for meeting the conflicting VRM design 
requirements. The limitations of the existing control method have been 
discussed. A new, fast response control for the SI-VRM which exploits the 
potential for high performance offered by the SI-VRM has been proposed, 
designed and tested. 
 
z A critical component in the SI-VRM topology is the stepping-inductor. The 
design guidelines for this inductor have been developed and presented. 
 
z The small-signal analysis for the SI-VRM with the proposed control method 
has been performed. Based on the analysis, the controller design for SI-VRM 
has also been performed and the control performance verified experimentally.  
 
z Lastly, based on the insight gained, a dual-gain controller has been proposed 




Chapter 6 Conclusions and Future Work 
6.1 Summary and Conclusions of the Thesis 
 
6.1.1 Analysis of VRM Transient and Steady State Operation  
Using a Single Phase Synchronous Buck Converter, the trade-offs involved in 
meeting the steady-state and transient requirements imposed by future VRMs have been 
investigated (Chapter 3). It was shown that the output inductor must be small in order to 
meet the performance demand under load-induced transient conditions. The effect of 
parasitic elements in determining the output voltage ripple has also been brought out. 
Reducing the output inductance value to meet the transient requirements would cause an 
increased inductor current ripple and also a large output voltage ripple unless the 
switching frequency is also increased considerably. Increasing the switching frequency, 
as brought out in Chapter 3, will result in unacceptable increase in the overall losses and 
consequent reduction in efficiency.  
 
6.1.2 Fast Response Control Scheme for SI-VRM 
Stepping Inductance based VRM (SI-VRM) topology available in literature was 
identified as a promising candidate for VRM applications. In this topology, the 
converter works with a large output inductor in steady state to achieve low ripple at a 
low switching frequency and hence with low power losses. However, during 
load-induced transients, the large output inductor is effectively shorted and only a very 
small leakage inductor is left in place in the power converter, thereby improving the 
dynamic performance. By this means, SI-VRM has the potential to achieve good 
dynamic performance without compromising steady state performance.  
 
However, the control method adopted in existing literature was shown to have 
significant short-comings such as poor output voltage regulation and interruption of 
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inductive current by the auxiliary switches, both during periods of load-induced 
transients. In order to solve these problems, a novel fast response control scheme has 
been proposed in this thesis (Chapter 4). One advantage of the proposed control method 
is that the auxiliary switches are only used to adjust the level of energy stored in the 
large inductor with the main switches being always used to regulate the output voltage. 
This feature avoids the interruption of the inductor current present in the earlier scheme, 
thus eliminating the high voltage spikes across the auxiliary switches. Besides, unlike 
the earlier control method, the proposed control scheme adopts the hysteresis current 
mode controller for the main switches. The variable switching frequency feature ensures 
small output voltage ripple under both steady state and load-induced transients. Overall, 
the proposed control method achieves smooth transition between steady state and 
transient operation. 
 
A critical component of the SI-VRM topology is the stepped-inductor. The 
requirements and the detailed design guidelines for stepping inductor are also provided 
in this chapter.  
 
The performance of the SI-VRM with the proposed controller has been evaluated 
using both simulation and experimental work. The results clearly show that the proposed 
control method solves all the problems which were present with the existing controller 
and achieves better dynamic performance.  
 
6.1.3 Small-Signal Model and Dual Gain Controller for SI-VRM 
In Chapter 5, the switching frequency under different converter operating states 
resulting from the variable frequency hysteresis current mode control has been 
determined in order to help design the SI-VRM. Following this, a small-signal analysis 
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of the SI-VRM with the proposed control method has been performed. It was established 
that with the adoption of the fast hysteresis current mode control, the small-signal model 
of SI-VRM can be simplified as a first order system. Furthermore, under both operating 
states, i.e. the steady-state and the quasi-steady-state during the inductor’s energy 
recovery interval, the SI-VRM has the same small-signal model. Experimental results 
were used to verify the validity of this small-signal model. 
 
While the small signal model is unchanged during the inductor recovery period, 
the switching frequency itself will significantly increase during load-induced transients. 
This allows the designer to aim for higher closed loop bandwidth during load-induced 
transient intervals. Based on the small-signal model, a dual gain controller has been 
introduced to further improve the dynamic performance of the SI-VRM during 
transients. When a load change occurs, the increase in the switching frequency allows 
the increasing of the gain and bandwidth of the voltage loop to achieve tighter voltage 
regulation and faster transient response. The simulation and experimental results show 
clearly the improvement achieved by the use of the dual gain controller. 
 
6.2 Future Work 
The following research work is recommended for extending the scope of the 
present work in further meeting the power demands of advanced microprocessors. 
 
6.2.1 Duty Cycle Extension 
Future VRMs are required to convert voltage from typically 12V to sub-1V level, 
which results in a very low duty cycle. This extreme duty cycle not only imposes critical 
requirements on the control IC and the driver IC, but also impairs the efficiency of 
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VRM. When using the SI-VRM, this situation will become worse during load-induced 
transients for two reasons. Firstly, the switching frequency will drastically increase at 
these periods, which makes it more difficult to generate the narrow duty cycle pulses. 
Secondly, in a transient under step load decrease, the switch duty cycle will become 
even lower than that in steady state due to the equivalent voltage source reflected across 
the large output inductor. To overcome this problem, SI-VRM topology will need to be 
suitably modified so that the duty cycle of operation especially under a step decrease in 
load is kept high.  
 
6.2.2 Loss Analysis during Load-Induced Transients 
An accurate loss analysis will be helpful in guiding the design process of the 
SI-VRM. In steady state, because of low switching frequency and low current ripple, the 
loss of SI-VRM may be expected to be significantly less than the present multiphase 
buck converter. The losses in an SI-VRM under steady-state will be the same as that 
with a conventional Single Phase Synchronous Buck converter operated at low 
switching frequency and high inductor.  
 
During a load induced transient condition, the losses in the main converter will 
increase due to the increased switching frequency. Moreover, losses in the the auxiliary 
circuit will also come into the picture. For example, under a step decrease in load, a part 
of the energy recovered from the inductor will not be fed back to the input voltage 
source, but instead will be lost in the auxiliary circuit itself. This part of the loss will 
depend on the auxiliary circuit parameters, such as the on-resistance values of the 
auxiliary switches, forward voltage drop in the diode, and switching frequency during 
load change. Furthermore, the load characteristics such as load duty cycle will have to 
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be known and taken into account in determining the average losses in the auxiliary 
circuit.  
 
Hence, further investigations about load characteristics and the power loss caused 
by auxiliary circuit and the increased power loss due to higher switching frequency in 
the main circuit are necessary for the complete evaluation of the performance of the 
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MOSFET POWER LOSS CALCULATION  
A.1 Control MOSFET Losses Calculation 
Based on [14], the major losses in the Control MOSFET are the conduction loss 
and the switching loss. These two parts can be calculated as follows: 
Conduction loss: 
2







⋅ ⋅= f⋅                                                                                     (A.2) 
TABLE A.1 THE INFINEON MOSFET PARAMETERS 
 Infineon SPP80N03S2L-03 Infineon SPD100N03S2L-04 
Vin (Input voltage) 12V 
D (Duty cycle) 0.142 
Ion (MOSFET on state current) 40A 
Vg (Drive voltage) 12V 
Ig (Drive current) 3A 
Rds(on)  (MOSFET on-resistance) 2.8mΩ 4.2 mΩ 
Qoss (Output charge: Coss× Vg) 28.8nC 11.8nC 
Qsw (MOSFET switching charge) 66.5nC 27.3nC 
Qg (Gate charge) 166nC 67.5nC 
Qrr (Reverse recovery charge) 108nC 56nC 
 
Based on (A.1), (A.2) and parameters shown in Table A.1, the conduction loss 





Fig. A.1 Control MOSFET losses. (a) with Infineon SPP80N03S2L-03 for Control MOSFET; (b) with 




MATLAB-SIMULINK MODELS OF SI-VRM AND 
CONTROLLER SCHEMES 
 
B.1 SI-VRM Simulink Model 
 
 
Fig. B.1 SI-VRM simulink model. 
 
The coupled inductor shown in Fig. B.1 is realized by “Mutual Inductance 
Model” in Simulink. Changing the parameters of “self-impedance” and “mutual 
impedance” is able to adjust the leakage inductance and magnetizing inductance of 
coupled inductor. All the MOSFET blocks in this simulation are realized by an ideal 
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Fig. B.2 MOSFET model.  
 
B.2 Control Scheme for Auxiliary Switches 
 
 




B.3 Control Scheme for Main Switches 
Fig. B.4 illustrates the single gain controller Simulink model for SI-VRM. In Fig. 
B.5, there are two gains, namely K1 and K2 in voltage loop controller. An ideal switch 
can select these two gains in different situations. The switch is controlled by transient 
signal generated in Fig. B.3.  
 
Fig. B.4 Single gain controller used for SI-VRM simulink model. 
 
 







HARDWARE IMPLEMENTATION OF SI-VRM AND 
CONTROL SCHEMES 
 




















































































Step-down load transient signal
0.1k







































































Step-down load transient signal
Transf ormer current ia cross zero signal





























































Control signal for S1
 
Fig. C.2 Fast controller for SI-VRM- Hardware implementation. 
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APPENDIX D 
INJECTION CIRCUIT FOR HP4194A PHASE-GAIN 
ANALYZER 
 
In this thesis, input-to-output transfer function and loop transfer function of SI-
VRM are measured by HP4194A Phase-Gain Analyzer. In order to inject the small 
disturbance to close loop system, an inject circuit which meets the following criteria is 
needed. 
1) To avoid the effect of inserted circuit to original circuit, high input 
impedance is required. 
2) The small signal travels in one direction only. 
3) The output voltage is equal to the output voltage at operation point.  
 
 
Fig. D.1 The injection circuit for HP 4194A. 
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The circuit in Fig. D.1 satisfies all requirements. Resistance looking into A is 
very high. Also, the small signal is confined to only a single path. The variable resistor 
can be used to adjust the gain such that Va equals Vb at operation point.  
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